IS66WVC4M16ALL Datasheet, PDF (44/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC4M16ALL
IS67WVC4M16ALL
Figure 29: READ Burst Suspend
CLK
Note2
Address
DQ0-
DQ15
ADV#
CE#
VALID
ADDRESS
t_SP t_HD
t_SP t_HD
t_CSP
t_AADV
t_CO
t_KOH
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
t_HD
t_CEM
UB#/LB#
WE#
t_SP
t_SP t_HD
OE#
t_CEW
WAIT ^HiZ
t_OLZ
t_BOE
t_KHTL
t_HD
Note3
VALID
OUTPUT
VALID
OUTPUT
t_HZ
t_HD t_CBPH
t_HD
t_HZ
Notes:
1. Non-default BCR settings for READ burst suspend: Fixed or variable latency; latency code
two (three clocks); WAIT active LOW; WAIT asserted during delay.
2. CLK can be stopped LOW or HIGH, but must be static, with no LOW-to-HIGH transitions
during burst suspend.
3. OE# can stay LOW during BURST SUSPEND. If OE# is LOW, DQ[15:0] will continue to
output valid data.
Rev. B | July 2012
www.issi.com – [e-mail]
44