X9251_14 Datasheet, PDF (9/21 Pages) Intersil Corporation – Single Supply/Low Power/256-Tap/SPI Bus, Quad Digitally-Controlled Potentiometer

X9251
CS
SCK
SI
0 1 0 1 00
1011
ID3 ID2 ID1 ID0 0 0 A1 A0
I3 I2 I1 I0 RB RA _{P1 P0}
0000
000
WIP
DEVICE ID
INTERNAL
ADDRESS
INSTRUCTION REGISTER POT/WCR
OPCODE
ADDRESS ADDRESS
STATUS
BIT
FIGURE 6. THREE-BYTE INSTRUCTION SEQUENCE (READ STATUS REGISTER)
CS
SCK
SI
0 1 0 1 00
ID3 ID2 ID1 ID0 0 0 _{A1 A0}
I2 I3 I1 I0 RB RA P1 P0
II
ID
D
DEVICE ID
INTERNAL
ADDRESS
INSTRUCTION
REGISTER POT/WCR
N
C
N
C
OPCODE
ADDRESS ADDRESS 1 2
NE
CC
n1
E
C
n
FIGURE 7. INCREMENT/DECREMENT INSTRUCTION SEQUENCE
SCK
SI
tWRID
RW
VOLTAGE OUT
INC/DEC CMD ISSUED
FIGURE 8. INCREMENT/DECREMENT TIMING SPEC
Submit Document Feedback
9
FN8166.6
December 3, 2014