English
Language : 

ISL6323 Datasheet, PDF (22/34 Pages) Intersil Corporation – Hybrid SVI/PVI
ISL6323
100µA
INB
-
OCP
+
NB ONLY
-
OCL
+
142µA
I1
REPEAT FOR EACH
CORE CHANNEL
-
OCP
+
100µA
IAVG
CORE ONLY
SOFT-START, FAULT
AND CONTROL LOGIC
DUPLICATED FOR
NB AND CORE 1.8V
+
OVP
-
DAC + 250mV
+
OV
-
VSEN
DAC - 300mV
-
UV
+
VDDPWRGD
ISL6323 INTERNAL CIRCUITRY
FIGURE 15. POWER GOOD AND PROTECTION CIRCUITRY
Fault Monitoring and Protection
The ISL6323 actively monitors both CORE and NB output
voltages and currents to detect fault conditions. Fault
monitors trigger protective measures to prevent damage to
either load. One common power good indicator is provided
for linking to external system monitors. The schematic in
Figure 15 outlines the interaction between the fault monitors
and the power good signal.
Power Good Signal
The power good pin (VDDPWRGD) is an open-drain logic
output that signals whether or not the ISL6323 is regulating
both NB and CORE output voltages within the proper levels,
and whether any fault conditions exist. This pin should be
tied to a +5V source through a resistor.
During shutdown and soft-start, VDDPWRGD pulls low and
releases high after a successful soft-start and both output
voltages are operating between the undervoltage and
overvoltage limits. VDDPWRGD transitions low when an
undervoltage, overvoltage, or overcurrent condition is
detected on either output or when the controller is disabled
by a POR reset or EN. In the event of an overvoltage or
overcurrent condition, the controller latches off and
VDDPWRGD will not return high. Pending a POR reset of
the ISL6323 and successful soft-start, the VDDPWRGD will
return high.
Overvoltage Protection
The ISL6323 constantly monitors the sensed output voltage
on the VSEN pin to detect if an overvoltage event occurs.
When the output voltage rises above the OVP trip level and
exceeds the VDDPWRGD OV limit actions are taken by the
ISL6323 to protect the microprocessor load.
At the inception of an overvoltage event, both on-board
lower gate pins are commanded low as are the active PWM
outputs to the external drivers, the VDDPWRGD signal is
driven low, and the ISL6323 latches off normal PWM action.
This turns on the all of the lower MOSFETs and pulls the
output voltage below a level that might cause damage to the
load. The lower MOSFETs remain driven ON until VDIFF
falls below 400mV. The ISL6323 will continue to protect the
load in this fashion as long as the overvoltage condition
recurs. Once an overvoltage condition ends the ISL6323
latches off, and must be reset by toggling POR, before a
soft-start can be re-initiated.
Pre-POR Overvoltage Protection
Prior to PVCC and VCC exceeding their POR levels, the
ISL6323 is designed to protect either load from any
overvoltage events that may occur. This is accomplished by
means of an internal 10kΩ resistor tied from PHASE to
LGATE, which turns on the lower MOSFET to control the
output voltage until the overvoltage event ceases or the input
power supply cuts off. For complete protection, the low side
MOSFET should have a gate threshold well below the
maximum voltage rating of the load/microprocessor.
In the event that during normal operation the PVCC or VCC
voltage falls back below the POR threshold, the pre-POR
overvoltage protection circuitry reactivates to protect from
any more pre-POR overvoltage events.
Undervoltage Detection
The undervoltage threshold is set at VDAC - 300mV typical.
When the output voltage (VSEN-RGND) is below the
undervoltage threshold, VDDPWRGD gets pulled low. No
other action is taken by the controller. VDDPWRGD will
return high if the output voltage rises above VDAC - 250mV
typical.
Open Sense Line Protection
In the case that either of the remote sense lines, VSEN or
GND, become open, the ISL6323 is designed to detect this
and shut down the controller. This event is detected by
monitoring small currents that are fed out the VSEN and
RGND pins. In the event of an open sense line fault, the
controller will continue to remain off until the fault goes away,
at which point the controller will re-initiate a soft-start
sequence.
Overcurrent Protection
The ISL6323 takes advantage of the proportionality between
the load current and the average current, IAVG, to detect an
overcurrent condition. See “Continuous Current Sampling”
22
FN9278.2
April 7, 2008