English
Language : 

ISL62875 Datasheet, PDF (17/22 Pages) Intersil Corporation – PWM DC/DC Controller with VID Inputs for Portable GPU Core-Voltage Regulator
ISL62875
A typical step-down DC/DC converter will have an IP-P of
20% to 40% of the maximum DC output load current.
The value of IP-P is selected based upon several criteria,
such as MOSFET switching loss, inductor core loss, and
the resistive loss of the inductor winding. The DC copper
loss of the inductor can be estimated using Equation 28:
PCOPPER
=
IL
O
A
2
D
⋅
D
C
R
(EQ. 28)
Where, ILOAD is the converter output DC current.
The copper loss can be significant so attention has to be
given to the DCR selection. Another factor to consider
when choosing the inductor is its saturation
characteristics at elevated temperature. A saturated
inductor could cause destruction of circuit components,
as well as nuisance OCP faults.
A DC/DC buck regulator must have output capacitance
CO into which ripple current IP-P can flow. Current IP-P
develops a corresponding ripple voltage VP-P across CO,
which is the sum of the voltage drop across the capacitor
ESR and of the voltage change stemming from charge
moved in and out of the capacitor. These two voltages
are expressed in Equations 29 and 30:
ΔVESR = IP-P ⋅ ESR
(EQ. 29)
ΔΔVC
=
------------I--P------P--------------
8
⋅
CO
⋅
F
SW
(EQ. 30)
If the output of the converter has to support a load with
high pulsating current, several capacitors will need to be
paralleled to reduce the total ESR until the required VP-P
is achieved. The inductance of the capacitor can cause a
brief voltage dip if the load transient has an extremely
high slew rate. Low inductance capacitors should be
considered. A capacitor dissipates heat as a function of
RMS current and frequency. Be sure that IP-P is shared
by a sufficient quantity of paralleled capacitors so that
they operate below the maximum rated RMS current at
FSW. Take into account that the rated value of a
capacitor can fade as much as 50% as the DC voltage
across it increases.
Selection of the Input Capacitor
The important parameters for the bulk input capacitance
are the voltage rating and the RMS current rating. For
reliable operation, select bulk capacitors with voltage and
current ratings above the maximum input voltage and
capable of supplying the RMS current required by the
switching circuit. Their voltage rating should be at least
1.25x greater than the maximum input voltage, while a
voltage rating of 1.5x is a preferred rating. Figure 10 is a
graph of the input RMS ripple current, normalized
relative to output load current, as a function of duty
cycle that is adjusted for converter efficiency. The ripple
current calculation is written as Equation 31:
(
IMAX2
⋅
(D
–
D2))
+
⎛
⎝
x
⋅
IMAX2
⋅--D----
12
⎞
⎠
IIN_RMS
=
----------------------------------------------------------------------------------------------------
IMAX
Where:
(EQ. 31)
- IMAX is the maximum continuous ILOAD of the
converter
- x is a multiplier (0 to 1) corresponding to the
inductor peak-to-peak ripple amplitude expressed
as a percentage of IMAX (0% to 100%)
- D is the duty cycle that is adjusted to take into
account the efficiency of the converter
Duty cycle is written as Equation 32:
D = -V----I--N---V--⋅--O-E----F-----F--
(EQ. 32)
In addition to the bulk capacitance, some low ESL
ceramic capacitance is recommended to decouple
between the drain of the high-side MOSFET and the
source of the low-side MOSFET.
0.60
0.55
0.50
0.45
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
00
x=1
x = 0.25
x = 0.75
x = 0.50
x=0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
DUTY CYCLE
FIGURE 10. NORMALIZED RMS INPUT CURRENT FOR
x = 0.8
Selecting The Bootstrap Capacitor
Adding an external capacitor across the BOOT and
PHASE pins completes the bootstrap circuit. We selected
the bootstrap capacitor breakdown voltage to be at
least 10V. Although the theoretical maximum voltage of
the capacitor is PVCC-VDIODE (voltage drop across the
boot diode), large excursions below ground by the
phase node requires we select a capacitor with at least
a breakdown rating of 10V. The bootstrap capacitor can
be chosen from Equation 33:
CBOOT
≥
---Q----G-----A----T---E----
ΔVBOOT
(EQ. 33)
Where:
- QGATE is the amount of gate charge required to
fully charge the gate of the upper MOSFET
- ΔVBOOT is the maximum decay across the BOOT
capacitor
As an example, suppose an upper MOSFET has a gate
charge, QGATE, of 25nC at 5V and also assume the droop
in the drive voltage over a PWM cycle is 200mV. One will
find that a bootstrap capacitance of at least 0.125µF is
required. The next larger standard value capacitance is
17
September 18, 2009
FN6905.1