IA63484 Datasheet, PDF (28/32 Pages) InnovASIC, Inc – Advanced CRT Controller

IA63484
Advanced CRT Controller
Figure 12: DMA Write Cycle Timing
clk_2
dreq_n
rw_n
t_DRQD1
dack_n
d[15:0]
dtack_n_ready_n
done_n(output)
done_n(input)
Data Sheet
tDRQD2
t_DAKS
t_DMRWS
t_DMRWH
t_DWDS t_DWDH
t_DWW
t_DDTZL
t_DDTLH
t_DNLZ1
t_DND
t_DDTHZ
t_DNPW
Figure 13: Display Cycle Timing
clk_2
as_n
mad[15:0]
ma19_16_ra[3:0 ]
mcyc
mrd
draw_n
refresh_cycle
attribute_cntl_info_out_cycle
t_ASD2
t_ASD1
t_PWASL
t_MAA2
t_MAD
t_MAH1
refresh_adrs
t_MARAD
t_MCYCD
t_MAS1
refresh_adrs
t_ATRD1
t_ATRH1
ATR
t_ATRH2
t_ATRD2
ATR
t_MRDD
t_MRH
t_DRWD
t_DRWH
Copyright © 2001
innovASIC
The End of Obsolescence™
ENG 21101041200
Page 28 of 32
www.innovasic.com
Customer Support:
1−888−824−4184