HYB39S512400AT Datasheet, PDF (7/28 Pages) Infineon Technologies AG – 512-Mbit Synchronous DRAM

HYB 39S512[40/80/16]0AT(L)
512-Mbit Synchronous DRAM
List of Figures
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
PinoutP-TSOPII-54 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Block Diagram for 128M × 4 SDRAM ( 13 / 12 / 2 addressing) . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Block Diagram for 64M × 8 SDRAM ( 13 / 11 / 2 addressing) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Block Diagram for 32M × 16 SDRAM ( 13 / 10 / 2 addressing) . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Measurement conditions for t_AC and t_OH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Package Outlines P-TSOPII-54 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Data Sheet
7
Rev. 1.3, 2004-03