|
XC2786X Datasheet, PDF (37/120 Pages) Infineon Technologies AG – 16/32-Bit Single-Chip Microcontroller with 32-Bit Performance | |||
|
◁ |
XC2786X
XC2000 Family Derivatives
Functional Description
3.1
Memory Subsystem and Organization
The memory space of the XC2786X is configured in the von Neumann architecture. In
this architecture all internal and external resources, including code memory, data
memory, registers and I/O ports, are organized in the same linear address space.
Table 5
XC2786X Memory Map
Address Area
Start Loc. End Loc. Area Size1) Notes
IMB register space
FFâFF00H FFâFFFFH 256 Bytes â
Reserved (Access trap) F0â0000H FFâFEFFH <1 Mbyte
Minus IMB registers
Reserved for EPSRAM E8â8000H EFâFFFFH 480 Kbytes Mirrors EPSRAM
Emulated PSRAM
E8â0000H E8â7FFFH 32 Kbytes Flash timing
Reserved for PSRAM E0â8000H E7âFFFFH 480 Kbytes Mirrors PSRAM
Program SRAM
E0â0000H E0â7FFFH 32 Kbytes Maximum speed
Reserved for pr. mem. CCâ0000H DFâFFFFH <1.25 Mbytes â
Program Flash 2
C8â0000H CBâFFFFH 256 Kbytes â
Program Flash 1
C4â0000H C7âFFFFH 256 Kbytes â
Program Flash 0
C0â0000H C3âFFFFH 256 Kbytes 2)
External memory area 40â0000H BFâFFFFH 8 Mbytes
â
Available Ext. IO area3) 20â5800H 3FâFFFFH < 2 Mbytes Minus USIC/CAN
USIC registers
20â4000H 20â57FFH 6 Kbytes
Accessed via EBC
MultiCAN registers
20â0000H 20â3FFFH 16 Kbytes Accessed via EBC
External memory area 01â0000H 1FâFFFFH < 2 Mbytes Minus segment 0
SFR area
00âFE00H 00âFFFFH 0.5 Kbyte
â
Dual-Port RAM
00âF600H 00âFDFFH 2 Kbytes
â
Reserved for DPRAM 00âF200H 00âF5FFH 1 Kbyte
â
ESFR area
00âF000H 00âF1FFH 0.5 Kbyte
â
XSFR area
00âE000H 00âEFFFH 4 Kbytes
â
Data SRAM
00âA000H 00âDFFFH 16 Kbytes â
Reserved for DSRAM 00â8000H 00â9FFFH 8 Kbytes
â
External memory area 00â0000H 00â7FFFH 32 Kbytes â
1) The areas marked with â<â are slightly smaller than indicated. See column âNotesâ.
2) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0âF000H to C0âFFFFH).
3) Several pipeline optimizations are not active within the external IO area. This is necessary to control external
peripherals properly.
Data Sheet
35
V2.1, 2008-08
|
▷ |