HYS72D256520GR Datasheet, PDF (15/25 Pages) Infineon Technologies AG – 184 Pin Registered Double Data Rate SDRAM Modules

HYS72D256520GR-7-A
Registered Double Data Rate SDRAM Modules
Electrical Characteristics
Table 10 Electrical Characteristics & AC Timing for DDR components
(for reference only)
70 °C ≤ T_A ≤ 70 °C; V_DDQ = 2.5 V ± 0.2 V; V_DD = 2.5 V ± 0.2 V
Parameter
Symbol DDR266A
–7
min. max.
DQ output access time from CK/CK
DQS output access time from CK/CK
CK high-level width
CK low-level width
Clock Half Period
Clock cycle time
CL = 2.5
CL = 2.0
DQ and DM input hold time
DQ and DM input setup time
Control and Addr. input pulse width (each input)
DQ and DM input pulse width
(each input)
t_AC
t_DQSCK
t_CH
t_CL
t_HP
t_CK
t_CK
t_DH
t_DS
t_IPW
t_DIPW
–0.75 +0.75
–0.75 +0.75
0.45 0.55
0.45 0.55
min. (t_CL,t_CH)
7
12
7.5
12
0.5
–
0.5
–
2.2
–
1.75 –
Data-out high-impedence time from CK/CK
Data-out low-impedence time from CK/CK
Write command to 1st DQS latching transition
DQS-DQ skew (for DQS & associated DQ signals)
Data hold skew factor
Data Output hold time from DQS
DQS input low (high) pulse width
(write cycle)
t_HZ
t_LZ
t_DQSS
t_DQSQ
t_QHS
t_QH
t_DQSL,H
–
+0.8
–0.8 +0.8
0.75 1.25
–
+0.5
–
+0.75
(t_HP–t_QHS)
0.35 –
DQS falling edge to CK setup time (write cycle)
t_DSS
DQS falling edge hold time from CK (write cycle)
t_DSH
Mode register set command cycle time
t_MRD
Write preamble setup time
t_WPRES
Write postamble
t_WPST
Write preamble
t_WPRE
Address and control input setup time
fast slew rate t_IS
slow slew
rate
0.2
–
0.2
–
14
–
0
–
0.40 0.60
0.25 –
0.9
–
1.0
–
Address and control input hold time
fast slew rate t_IH
slow slew
rate
0.9
–
1.0
–
Read preamble
Read postamble
Active to Precharge command
t_RPRES
t_RPST
t_RAS
0.9
1.1
0.40 0.60
45
120,00
0
Active to Active/Auto-refresh command period
Auto-refresh to Active/Auto-refresh
command period
t_RC
65
–
t_RFC
75
–
Unit
ns
ns
t_CK
t_CK
ns
ns
ns
ns
ns
ns
ns
ns
ns
t_CK
ns
ns
ns
t_CK
t_CK
t_CK
ns
ns
t_CK
ns
ns
ns
ns
t_CK
t_CK
ns
ns
ns
Notes
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1)10)
1) to 4)11)
1) to 4)5)
1) to 4)5)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)
1) to 4)7)
1) to 4)6)
1) to 4)
2) to 4)10)11)
1) to 4)3)
1) to 4)4)
1) to 4)5)
1) to 4)6)
1) to 4)7)
Data Sheet
15
Rev. 1.02, 2003-12
10282003-P6EY-RWQ2