ICS842S104 Datasheet, PDF(5/21 Page) Integrated Device Technology – Crystal-to-HSTL 100MHz / 200MHz PCI Express™ Clock Synthesizer

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ICS842S104 Datasheet, PDF (5/21 Pages) Integrated Device Technology – Crystal-to-HSTL 100MHz / 200MHz PCI Express™ Clock Synthesizer

◁

ICS842S104 Data Sheet

CRYSTAL-TO- HSTL 100MHZ / 200MHZ PCI EXPRESSâ¢ CLOCK SYNTHESIZER

Control Registers

Table 3D. Byte 0: Control Register 0

Bit

@Pup

Name

Description

Reserved Reserved

SRC[T/C]4 Output Enable

SRC[T/C]4 0 = Disable (Hi-Z)

1 = Enable

SRC[T/C]3 Output Enable

SRC[T/C]3 0 = Disable (Hi-Z)

1 = Enable

SRC[T/C]2 Output Enable

SRC[T/C]2 0 = Disable (Hi-Z)

1 = Enable

SRC[T/C]1 Output Enable

SRC[T/C]1 0 = Disable (Hi-Z)

1 = Enable

Reserved Reserved

Table 3E. Byte 1: Control Register 1

Bit

@Pup

Name

Description

Reserved

Table 3F. Byte 2: Control Register 2

Bit @Pup

Name

Description

SRCT/C

Spread Spectrum Selection

0 = -0.35%, 1 = -0.5%

Reserved Reserved

SRC

SRC Spread Spectrum

Enable

0 = Spread Off,

1 = Spread On

Reserved Reserved

Output Frequency Control

FOUTCTL 0 = 100MHz

1 = 200MHz

Table 3G. Byte 3:Control Register 3

Bit

@Pup

Name

Description

Reserved

Table 3H. Byte 4: Control Register 4

Bit

@Pup

Name

Description

Reserved

Table 3I. Byte 5: Control Register 5

Bit

@Pup

Name

Description

Reserved

ICS842S104CG REVISION A MARCH 17, 2010

▷