English
Language : 

IC-MR Datasheet, PDF (31/44 Pages) IC-Haus GmbH – 13-BIT S&H SIN/COS INTERPOLATOR WITH CONTROLLER INTERFACES
iC-MR 13-BIT S&H SIN/COS
preliminary
INTERPOLATOR WITH CONTROLLER INTERFACES
PARALLEL I/O INTERFACE
Rev A1, Page 31/44
The parallel interface enables sensor and register data
to be read out through pins NCS, NRD, NWR, NL,
and D0 to D7. After a reset or when inactive the in-
terface is in read mode (data pins D(7:0) are tristate,
address transfer is expected). If the internal data bus
is busy due to an EEPROM readout after the reset,
for instance (i.e. if the BUSY bit is active in the status
byte), all read accesses are answered by the status
byte through the parallel interface.
Notice: The parallel interface can not be simultane-
ously operational with a serial I/O interface.
the register content. The second write access writes
the data at the bus to the addressed register.
NCS
NWR
NRD
D(7:0)
ADDR1
DATA1
ADDR2
DATA2
Figure 20: Write process
Reading out registers
iC-MR’s parallel interface enables internal registers to
be accessed for readout. To this end the required reg-
ister address must first be written to, after which the
data at this address can be read out.
NCS
NWR
NRD
D(7:0)
ADDR1
DATA1
ADDR2
DATA2
Figure 19: Readout process
Writing to registers
The internal registers can be written through the paral-
lel interface. To this end the required register address
and then the relevant data word must be written to.
Write mode is selected by NWR = 0. The first write ac-
cess sets the register address and has no effect on
A simultaneous low signal for NRD and NWR is not
permissible; the interface behavior is not defined for
this configuration.
Reading out position data
Position data can be requested through the parallel in-
terface in two different ways:
• by an implemented command
• by a low signal through pin NL.
To read out position data on an implemented com-
mand, command register CMD must be written with the
request command 0x00. Depending on the set config-
uration, singleturn, multiturn, and interpolator data is
then provided for readout. Each request command in-
creases the life counter by one.
Position data is marked as valid by bit PDV being set
in the status byte. Only after this has occurred posi-
tion data should be read out at the relevant register
addresses. Here, data is read out on a normal read
register access.