English
Language : 

GS4576C36GL-25I Datasheet, PDF (40/63 Pages) GSI Technology – 576Mb CIO Low Latency DRAM (LLDRAM II)
◁
GS4576C09/18/36L
DC Differential Input Clock Logic Levels
Parameter
Symbol
Min.
Max.
Unit
Notes
Clock input voltage level: CK and CK
VIN(DC)
–0.3
VDDQ + 0.3
V
1–4
Clock input differential voltage: CK and CK
VID(DC)
0.2
VDDQ + 0.6
V
1–5
Notes:
1. DKx and DKx have the same requirements as CK and CK.
2. All voltages referenced to VSS (GND).
3. The CK and CK input reference level (for timing referenced to CK/CK) is the point at which CK and CK cross. The input reference level for
signals other than CK/CK is VREF.
4. The CK and CK input slew rate must be  2 V/ns ( 4 V/ns if measured differentially).
5. VID is the magnitude of the difference between the input level on CK and the input level on CK.
Recommended AC Operating Conditions and Electrical Characteristics
Input AC Logic Levels
Parameter
Symbol
Min.
Max.
Unit
Notes
Input High (logic 1) Voltage
VIH
VREF + 0.2
—
V
1, 2, 3
Input Low (logic 0) Voltage
VIL
—
VREF – 0.2
V
1, 2, 3
Notes:
1. All voltages referenced to VSS (GND).
2. The AC and the DC input level specifications are defined in the HSTL standard (that is, the receiver will effectively switch as a result of the
signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above (see drawing below) the DC
input Low (High) level).
3. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between VIL(AC) and VIH(AC).
VDDQ
VIH(AC)MIN
VIH(DC)MIN
Nominal tAS/ tCS/ tDS and tAH/ tCH/ tDH Slew Rate
VREF
VIL(DC)MAX
VIL(AC)MAX
VSS
Rev: 1.04 11/2013
40/62
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2011, GSI Technology
 ▷