MC9S12DT128CPVE Datasheet, PDF (69/128 Pages) Freescale Semiconductor, Inc – Device User Guide

Freescale Semicond_Mu_C9c_St₁o_2Dr_T,₁I₂n_8Bc_D._{evice User Guide — V01.09}
Section 3 System Clock Description
3.1 Overview
The Clock and Reset Generator provides the internal clock signals for the core and all peripheral modules.
Figure 3-1 shows the clock connections from the CRG to all modules.
Consult the CRG Block User Guide for details on clock generation.
core clock
BDM
S12_CORE
EXTAL
XTAL
CRG
bus clock
oscillator clock
Flash
RAM
EEPROM
ECT
ATD0, 1
PWM
SCI0, SCI1
SPI0, 1
CAN0, 1, 4
IIC
BDLC
PIM
BF
Figure 3-1 Clock Connections
For More Information On This Product,
Go to: www.freescale.com