908E621_08 Datasheet, PDF (31/65 Pages) Freescale Semiconductor, Inc – Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror

VDD
RST_A
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
SPI REGISTERS
Reset SPI Register
(not RSR)
WDRE
WD Reset Sensor
HTRD
HTR Reset Sensor
Clear RSR and set
POR Bit
RSR
MONO FLOP
POR internal VREG
LVR Main VREG
Pulse Duration
after reset event is
removed
Figure 15. Internal Reset Routing
RESET SOURCE
High Temperature Reset
The device is protected against high temperature. When
the chip temperature exceeds a certain temperature, a reset
(HTR) is generated. The reset is flagged by the HTR bit in the
Interrupt Flag Register. A HTR event will reset all registers in
the SPI excluding the RSR.
The HTR can be disabled by bit HTRD in the Interrupt
Mask register.
Note: Disabling the high temperature reset can lead to
destruction of the part in cases of high temperature. This bit
was foreseen for test purposes only!
Watchdog Reset
The watchdog module generates a reset, because of a
watchdog timeout or wrong watchdog timer reset. Reset is
flagged by the WDR bit in the Reset Status Register. A
watchdog reset event will reset all registers in the SPI
excluding the RSR.
Main VREG Low Voltage Reset
The LVR is related to the Main VDD. If the voltage falls
below a certain threshold, it will pull down the RST_A pin.
Reset is flagged by the LVR bit in the Reset Status Register.
An LVR event will reset all register in the SPI excluding the
RSR.
Power On Reset
The POR is related to the internal 5V supply. If the device
detects a power on, the POR bit in the Reset Status Register
(RSR) is set. A power on reset will reset all register in the SPI
including the RSR and set the POR bit.
The Power On Reset circuitry will force the RST_A pin low
for t_RST after the V_DD has reached its nominal value (above
LVR Threshold). Also see Figure 10, page 20).
Reset Pin / External Reset
An external reset can be applied by pulling down the
RST_A pin. The reset event is flagged by the PINR bit in the
reset status register.
Reset Status Register
This register contains five flags that shows the source of
the last reset. A power-on-reset sets the POR bit and clears
all other bits in the Reset Status Register. All bits can be
cleared by writing a one to the corresponding bit. Uncleared
bits remain set as long as they are not cleared by a power-
on-reset or by software.
In addition, the register includes two flags which will
indicate the source of a wake-up from Sleep mode: Either LIN
bus activity, or an event on the L0 wake-up input pin.
Analog Integrated Circuit Device Data
Freescale Semiconductor
908E621
31