MC33937 Datasheet, PDF (14/48 Pages) Freescale Semiconductor, Inc – Three Phase Field Effect Transistor Pre-driver

ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. Dynamic Electrical Characteristics (continued)
Characteristics noted under conditions 8.0 V  V_PWR = V_SUP  40 V, -40 C  T_A  135 C, unless otherwise noted. Typical
values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
GATE DRIVE (CONTINUED)
Duty Cycle ^{(44), (45)}
100% Duty Cycle Duration ^{(44), (45)}
Maximum Programmable Deadtime ⁽⁴⁶⁾
OVER-CURRENT COMPARATOR
t_DC
t_DC
t_MAX
0.0
–
10.2
–
96
%
–
Unlimited
s
15
19.6
µs
Over-current Protection Filter Time
Rise Time (OC_OUT)
10% - 90%
C_L = 100 pF
Fall Time (OC_OUT)
90% - 10%
C_L = 100 pF
t_OC
0.9
–
3.5
µs
t_ROC
10
–
240
ns
t_FOC
10
–
200
ns
DESATURATION DETECTOR AND PHASE COMPARATOR
Phase Comparator Propagation Delay Time to 50% of V_DD; C_L 100 pF
Rising Edge Delay
Falling Edge Delay
Phase Comparator Match (Prop Delay Mismatch of Three Phases)
C_L = 100 pF ⁽⁴⁴⁾
Desaturation and Phase Error Blanking Time⁽⁴⁷⁾
Desaturation Filter Time (Filter Time is digital) ⁽⁴⁴⁾
Fault Must be Present for This Time to Trigger
t_R
–
t_F
–
t_MATCH
–
ns
–
200
–
350
–
100
ns
t_BLANK
4.7
7.1
9.1
µs
t_FILT
ns
640
937
1231
CURRENT SENSE AMPLIFIER
Output Settle Time to 99% ^{(44), (48)}
RL = 1.0 k, C_L = 500 pF, 0.3 V < V_O < 4.8 V, Gain = 5 to 15
t_SETTLE
–
µs
1.0
2.0
Notes
44. This parameter is guaranteed by design, not production tested.
45. As duty cycle approaches the limit of 100% or 0% there is a maximum and minimum which is not achievable due to deadtime,
propagation delays, switching times and charge time of the bootstrap capacitor (for the High Side FET). 0% is available by definition
(FET always OFF) and unlimited ON (100%) is possible as long as gate charge maintenance current is within the trickle charge pump
capacity.
46. A Minimum Deadtime of 0.0 can be set via an SPI command. When Deadtime is set via a DEADTIME command, a minimum of 1 clock
cycle duration and a maximum of 255 clock cycles is set using the internal time base clock as a reference. Commands exceeding this
value limits at this value.
47. Blanking time, t_BLANK, is applied to all phases simultaneously when switching ON any output FET. This precludes false errors due to
system noise during the switching event.
48. Without considering any offsets such as input offset voltage, internal mismatch and assuming no tolerance error in external resistors.
33937A
14
Analog Integrated Circuit Device Data
Freescale Semiconductor