XR16C854 Datasheet, PDF(8/51 Page) Exar Corporation – QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

XR16C854 Datasheet, PDF (8/51 Pages) Exar Corporation – QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO

◁

XR16C854

SYMBOL DESCRIPTION

Symbol

-IRQ

IRTX A-B

IRTX C-D

MIDICLK

-RESET

RESET

Signal

68 100 64 type

Pin Description

15 12

O Interrupt Request or Interrupt ÂAÂ - This function is associ-

ated with the 68 mode only. In the 68 mode, interrupts from

UART channels A-D are WIRE-ORÂedÂ internally to function

as a single IRQ interrupt. This pin transitions to a logic 0 (if

enabled by the interrupt enable register) whenever a UART

channel(s) requires service. Individual channel interrupt

status can be determined by addressing each channel

through its associated internal register, using -CS and A3-

A4. In the 68 mode an external pull-up resistor must be

connected between this pin and Vcc. The function of this pin

changes to INTA when operating in the 16 mode, see

definition under INTA.

- 6,24 -

- 57,75 -

O Infrared Transmit Data Output (IrDA) - This function is

associated with 100 pin packages only. These pins provide

separate infrared IrDA TX outputs for UART channelÂs (A-

D). The serial infrared IRTX data is transmitted via these

pins with added start, stop and parity bits. The IRTX signal

will be a logic 0 during reset, idle (no data), or when the

transmitter is disabled. MCR bit-6 selects the standard

modem or infrared interface.

I MIDI (Musical Instrument Digital Interface) Clock Input -

This function is associated with 100 pin packages only. RXC

and TXC can function as MIDI input/output ports when an

external MIDI Clock is provided at this pin. External Clock

or a crystal is connected to the XTAL2 pins for normal

operation (see XTAL 1 & 2).

37 43 27

I Reset. - In the 16 mode a logic 1 on this pin will reset the

internal registers and all the outputs. The UART transmitter

output and the receiver input will be disabled during reset

time. (See XR16C854 External Reset Conditions for initial-

ization details.) When 16/-68 is a logic 0 (68 mode), this pin

functions similarly but, as an inverted reset interface signal,

-RESET.

Rev. 1.00P

▷