English
Language : 

XR16C854 Datasheet, PDF (14/51 Pages) Exar Corporation – QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO
XR16C854
operation or to external MIDI oscillator for MIDI appli-
cations. A separate register is provided for monitoring
the real time status of the FIFO signals -TXRDY and
-RXRDY for each of the four UART channels (A-D).
This reduces polling time involved in accessing indi-
vidual channels. The 100 pin QFP package also
offers, four separate IrDA (Infrared Data Association
Standard) outputs for Infrared applications. These
outputs are provided in addition to the standard asyn-
chronous modem data outputs.
FUNCTIONAL DESCRIPTIONS
Interface Options
Two user interface modes are selectable for the 854
package. These interface modes are designated as
the “16 mode” and the “68 mode.” This nomenclature
corresponds to the early 16C554/654 and 68C554/
654 package interfaces respectively.
The 16 Mode Interface
The 16 mode configures the package interface pins for
connection as a standard 16 series (Intel) device and
operates similar to the standard CPU interface avail-
able on the 16C554/654. In the 16 mode (pin 16/-68
logic 1) each UART is selected with individual chip
select (CSx) pins as shown in Table 2 below.
Table 2, SERIAL PORT CHANNEL SELECTION
GUIDE, 16 MODE INTERFACE
-CSA -CSB -CSC -CSD
UART
CHANNEL
1
1
1
1
0
1
1
1
1
0
1
1
1
1
0
1
1
1
1
0
None
A
B
C
D
The 68 Mode Interface
The 68 mode configures the package interface pins for
connection with Motorola, and other popular micro-
processor bus types. The interface operates similar to
the 68C554/654. In this mode the 854 decodes two
additional addresses, A3-A4 to select one of the four
UART ports. The A3-A4 address decode function is
used only when in the 68 mode (16/-68 logic 0), and is
shown in Table 3 below.
Table 3, SERIAL PORT CHANNEL SELECTION
GUIDE, 68 MODE INTERFACE
-CS A4 A3 UART
CHANNEL
1 N/A N/A None
0
00
A
0
01
B
0
10
C
0
11
D
Internal Registers
The 854 provides 15 (64/68 pin packages) or 16 (100
pin packages) internal registers for monitoring and
control. These resisters are shown in Table 4 below.
Twelve registers are similar to those already available
in the standard 16C554. These registers function as
data holding registers (THR/RHR), interrupt status
and control registers (IER/ISR), a FIFO control regis-
ter (FCR), line status and control registers (LCR/LSR),
modem status and control registers (MCR/MSR), pro-
grammable data rate (clock) control registers (DLL/
DLM), and a user assessable scratchpad register
(SPR). Beyond the general 16C554 features and
capabilities, the 854 offers an enhanced feature reg-
ister set (EFR, Xon/Xoff 1-2) that provides on board
hardware/software flow control. Register functions
are more fully described in the following paragraphs.
Rev. 1.00P
14