XRD98L63 Datasheet, PDF (24/41 Pages) Exar Corporation – CCD Image Digitizers with CDS, PGA and 12-Bit A/D

XRD98L63
SPIXopt
In the default case (Figure 17) SPIXopt=0, the signal
controlling the internal Sample Video switches, φ2, is
generated from only the SPIX pulse. This mode is
intended for camera systems where the designer has
the ability to externally fine tune both the rising and
falling edges of SPIX to achieve the best performance.
When SPIXopt = 1 (Figure 18), φ2 is generated from a
combination of SBLK and SPIX. φ2 will turn ON the
internal sample video switches by a programmed delay
after the SBLK pulse ends. The turn ON delay is
programmed by the addition of SBdly[5:3] and
SPdly[8:6]. φ2 will turn OFF the sample video switches
at the end of the SPIX pulse.
CCD Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
φ2
Figure 17. Pixel Rate Clock Timing with SPIXopt=0 (Default)
CCD Signal
SBLK
SPIX
ADCLK
φ2
Rev.1.01
Black Level
Video
Level
SBdly[5:3] + SPdlyB[8:6]
Figure 18. Pixel Rate Clock Timing with SPIXopt=1
24