XRD98L63 Datasheet, PDF (12/41 Pages) Exar Corporation – CCD Image Digitizers with CDS, PGA and 12-Bit A/D

XRD98L63
Test Register
Test
default
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
nofs2 *Reserved *Reserved *Reserved *Reserved ADCin NoCDS *Reserved *Reserved
0
0
0
0
1
0
0
0
0
0
The Test register is used to program various special modes of the chip.
* Reserved bits are for Exar Factory test only, do not modify these bits.
nofs2, analog ½ scale offset control. 0=normal CCD signal conversion. 1=no ½ scale offset at PGA.
ADCin, ADC direct analog input mode. 0=normal operation. 1=CCDin & REFin connect directly to ADC.
NoCDS, CDS By-Pass mode. 0=normal operation. 1=CCDin & REFin connect directly to PGA.
See the “Analog Front End” section (pg. 15) for information about nofs2 and NoCDS
See the “Analog to Digital Converter” section (pg. 18) for information about ADCin,
Polarity Register
Polarity
default
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
PBLKpol EOSpol SBLKpol SPIXpol CALpol CLAMPpol FSYNCpol ADCpol
0
0
0
1
0
0
0
0
0
0
The Polarity register is used to program the polarity of the clock inputs. All the clock inputs (except the serial
interface SCLK) can be programmed to be active high or active low. 0=active low. 1=active high.
See the “Clock Polarity” section (pg. 22) for more information.
Clock Register
Clock
default
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ADCLKsel CLAMPopt CALonly SPIXopt RSTreject DOclamp
0
0
0
0
0
0
0
0
0
1
The Clock register is used for programming various clocking options.
ADCLKsel, select internal or external ADC clock. 0=external ADCLK pin. 1=internal ADCLK.
CLAMPopt, DC restore biasing. 0=bias powered only when CLAMP is active. 1=bias always powered.
CALonly, line timing option. 0=CAL & CLAMP signals required. 1=only CAL signal required.
SPIXopt, φ2 signal generation option. 0=φ2 is a function of SPIX. 1=φ2 is a function of SBLK & SPIX.
RSTreject, reset pulse rejection option. 0=φ3 always ON. 1=φ3 switched to reject CCD reset pulse.
DOclamp, digital output clamp option. 0=disable clamp function. 1=PBLK forces digital outputs to OB[7:0]
See the “Analog Front End” section (pg. 15) for information about CLAMPopt.
See the “Pixel Rate Clocks, SBLK, SPIX, and ADCLK” section (pgs. 22-25) for information about ADCLKsel,
CAL only, SPIXopt and RSTreject.
See the “Other Chip Controls and Features” section (pg. 34) for information about DOclamp.
SBLK Delay, SPIX Delay and ADC Delay Registers
SBLK Delay
default
SPIX Delay
default
ADC Delay
default
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SBdly[5] SBdly[4] SBdly[3] SBdly[2] SBdly[1] SBdly[0]
0
0
0
0
0
0
0
0
0
0
SPdly[8] SPdly[7] SPdly[6] SPdly[5] SPdly[4] SPdly[3] SPdly[2] SPdly[1] SPdly[0]
0
0
0
0
0
0
0
0
0
0
ADCdly[7] ADCdly[6] ADCdly[5] ADCdly[4] ADCdly[3] ADCdly[2] ADCdly[1] ADCdly[0]
0
0
0
0
0
0
0
0
0
0
SBdly[5:0], SPdly[8:0] and ADCdly[7:0] are used to program the internal aperture delay options. Each
register is divided into 2 or 3 delay parameters. For each delay parameter, minimum delay is all 0’s, and
maximum delay is all 1’s.
See the “Aperture Delays” section (pg. 26) for information about the Programmable Aperture Delays.
Rev.1.01
12