LM3S316 Datasheet, PDF (13/421 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S316 Data Sheet
General-Purpose Input/Outputs (GPIOs) .................................................................................... 117
Register 1: GPIO Data (GPIODATA), offset 0x000 ................................................................................... 125
Register 2: GPIO Direction (GPIODIR), offset 0x400 ................................................................................ 126
Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404......................................................................... 127
Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408.............................................................. 128
Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C....................................................................... 129
Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410.......................................................................... 130
Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414.............................................................. 131
Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 ........................................................ 132
Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C....................................................................... 133
Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 ................................................. 134
Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500.............................................................. 135
Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504.............................................................. 136
Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508.............................................................. 137
Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C............................................................... 138
Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510 ...................................................................... 139
Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514.................................................................. 140
Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518...................................................... 141
Register 18: GPIO Digital Input Enable (GPIODEN), offset 0x51C ............................................................. 142
Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 ........................................... 143
Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 ........................................... 144
Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 ........................................... 145
Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC........................................... 146
Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 ........................................... 147
Register 24: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4 ............................................ 148
Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 ........................................... 149
Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC........................................... 150
Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 .............................................. 151
Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 .............................................. 152
Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 .............................................. 153
Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC.............................................. 154
General-Purpose Timers .............................................................................................................. 155
Register 1: GPTM Configuration (GPTMCFG), offset 0x000..................................................................... 167
Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004 .................................................................. 168
Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008 .................................................................. 169
Register 4: GPTM Control (GPTMCTL), offset 0x00C............................................................................... 170
Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018 .................................................................... 172
Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C .......................................................... 174
Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ..................................................... 175
Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024..................................................................... 176
Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 ...................................................... 177
Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C...................................................... 178
Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 ....................................................... 179
Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 ....................................................... 180
Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038.............................................................. 181
Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C ............................................................. 182
Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040................................................ 183
Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044................................................ 184
April 27, 2007
13
Preliminary