English
Language : 

SI8421AD Datasheet, PDF (10/37 Pages) List of Unclassifed Manufacturers – LOW-POWER, SINGLE AND DUAL-CHANNEL DIGITAL ISOLATORS
Si8410/20/21 (5 kV)
Si8422/23 (2.5 & 5 kV)
Table 2. Electrical Characteristics (Continued)
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C)
Parameter
Symbol Test Condition
Min
Typ
Max Unit
100 Mbps Supply Current (All inputs = 50 MHz square wave, CL = 15 pF on all outputs)
Si8410Bx
VDD1
VDD2
—
2.0
3.0
mA
—
3.6
4.5
Si8420Bx
VDD1
VDD2
Si8421Bx
VDD1
VDD2
Si8422Bx
VDD1
VDD2
Si8423Bx
VDD1
VDD2
—
4.5
5.3
mA
—
7.0
8.8
—
5.3
6.6
mA
—
5.3
6.6
—
5.3
6.6
mA
—
5.3
6.6
—
3.4
5.1
mA
—
6.6
8.3
Timing Characteristics
Si841xAx, Si842xAx
Maximum Data Rate
0
—
1.0 Mbps
Minimum Pulse Width
—
Propagation Delay
tPHL, tPLH See Figure 1
—
Pulse Width Distortion
|tPLH – tPHL|
Propagation Delay Skew2
PWD
See Figure 1
—
tPSK(P-P)
—
Channel-Channel Skew
tPSK
—
Si841xBx, Si842xBx
Maximum Data Rate
0
—
250
ns
—
35
ns
—
25
ns
—
40
ns
—
35
ns
—
150 Mbps
Minimum Pulse Width
—
—
6.0
ns
Propagation Delay
tPHL, tPLH See Figure 1
4.0
8.0
11
ns
Pulse Width Distortion
|tPLH – tPHL|
Propagation Delay Skew2
PWD
See Figure 1
—
tPSK(P-P)
—
1.5
3.0
ns
2.0
3.0
ns
Channel-Channel Skew
tPSK
—
0.5
1.5
ns
Notes:
1. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
3. Start-up time is the time period from the application of power to valid data at the output.
10
Rev. 1.3