CH1005C Datasheet, PDF (8/49 Pages) List of Unclassifed Manufacturers – Digital PC to TV Encoder with Macrovision

CHRONTEL
CH7005C
HSYNC
t_HD
POut/
XCLK
Pixel
Data
t_HSW
SAV
AVR
t_P^tP1
t_P^t_H^{PH 1}
P0
P1
t_S^t_P^SP_PtH¹_2P^tHP1
P3
P4
P5
P0a P0b P1a P1b P2a P2b
Figure 4: Non-multiplexed Data Transfers
When IDF = 1, (YCrCb 16-bit mode), H and V sync signals can be embedded into the data stream. In this mode, the
embedded sync will be similar to the CCIR656 convention (not identical, since that convention is for 8-bit data
streams), and the first byte of the ‘video timing reference code’ will be assumed to occur when a Cb sample would
occur – if the video stream was continuous. This is delineated in Table 4 below.
Table 3. YCrCb Non-multiplexed Mode with Embedded Syncs
IDF#
Format
Pixel#
P0
Bus Data D[15]
0
D[14]
0
D[13]
0
D[12]
0
D[11]
0
D[10]
0
D[9]
0
D[8]
0
D[7]
1
D[6]
1
D[5]
1
D[4]
1
D[3]
1
D[2]
1
D[1]
1
D[0]
1
P1
P2
S[7]
Y0[7]
S[6]
Y0[6]
S[5]
Y0[5]
S[4]
Y0[4]
S[3]
Y0[3]
S[2]
Y0[2]
S[1]
Y0[1]
S[0]
Y0[0]
0
Cb0[7]
0
Cb0[6]
0
Cb0[5]
0
Cb0[4]
0
Cb0[3]
0
Cb0[2]
0
Cb0[1]
0
Cb0[0]
In this mode, the S[7-0] byte contains the following data:
1
YCrCb 16-bit
P3
Y1[7]
Y1[6]
Y1[5]
Y1[4]
Y1[3]
Y1[2]
Y1[1]
Y1[0]
Cr0[7]
Cr0[6]
Cr0[5]
Cr0[4]
Cr0[3]
Cr0[2]
Cr0[1]
Cr0[0]
P4
Y2[7]
Y2[6]
Y2[5]
Y2[4]
Y2[3]
Y2[2]
Y2[1]
Y2[0]
Cb2[7]
Cb2[6]
Cb2[5]
Cb2[4]
Cb2[3]
Cb2[2]
Cb2[1]
Cb2[0]
P5
Y3[7]
Y3[6]
Y3[5]
Y3[4]
Y3[3]
Y3[2]
Y3[1]
Y3[0]
Cr2[7]
Cr2[6]
Cr2[5]
Cr2[4]
Cr2[3]
Cr2[2]
Cr2[1]
Cr2[0]
P6
Y4[7]
Y4[6]
Y4[5]
Y4[4]
Y4[3]
Y4[2]
Y4[1]
Y4[0]
Cb4[7]
Cb4[6]
Cb4[5]
Cb4[4]
Cb4[3]
Cb4[2]
Cb4[1]
Cb4[0]
P7
Y5[7]
Y5[6]
Y5[5]
Y5[4]
Y5[3]
Y5[2]
Y5[1]
Y5[0]
Cr4[7]
Cr4[6]
Cr4[5]
Cr4[4]
Cr4[3]
Cr4[2]
Cr4[1]
Cr4[0]
S[6] =
F
=
1 during field 2, 0 during field 1
S[5] =
V
=
1 during field blanking, 0 elsewhere
S[4] =
H
=
1 during EAV (the synchronization reference at the end of active video)
0 during SAV (the synchronization reference at the start of active video)
Bits S[7] and S[3-0] are ignored.
8
201-0000-025 Rev 2.1, 8/2/99