W3100A Datasheet, PDF (55/63 Pages) List of Unclassifed Manufacturers – i2Chip W3100A

G
AC Characteristics
Direct Mode
Symbol
Speed
Min
Max
Units
Chip select to output
Chip select low to Read low
Output enable to valid output
t_CO
11
ns
t_CR
5
ns
t_OE
10
ns
Chip select to low-Z output
t_LZ
4
8
ns
Read ^{Output enable to low-Z output}
Read high to Chip select high
Chip disable to high-Z output
t_OLZ
4
8
ns
t_RC
0
ns
t_HZ
5
ns
Output disable to high-Z output
t_OHZ
5
ns
Output hold from address change
t_OH
5
ns
Chip select to end of write
t_CW
5
ns
Address set-up time
Chip select low to write low
Write high to Chip select high
Write _{Write pulse width}
t_AS
0
ns
t_CSW
0
ns
t_WC
0
ns
t_WP
5
ns
Write recovery time
t_WR
1
ns
Data to write time overlap
t_DW
4
ns
Data hold from write time
t_DH
5
ns
G
(Note1: In Non-clocked mode, assertion period of CS signal should enclose assertion
period of RD, WR signal. Especially, read signal should be asserted 5ns previously.
Note2: In case of Non-clocked mode, high speed working is possible because access time is short. But,
you’d better consider MCU setup time to design in order to have bus access time more than enough
compared to above data.
Note3: Above data is based on simulation.)
oˆ™‹ž™Œ‹Gp•›Œ™•Œ›Gj–••ŒŠ›› G~¡ˆ™‹GO~p•Œ›SGp•ŠUPG
\\