W3100A Datasheet, PDF (17/63 Pages) List of Unclassifed Manufacturers – i2Chip W3100A

SHAR (Source Hardware Address Register) [R/W, 0x88 – 0x8D]
This register sets up the HA to be used in the system, which is required to be set up before executing Sys_Init
command.
SIPR (Source IP Address Register) [R/W, 0x8E – 0x91]
This register sets up the IP to be used in the system, which is required to be set up before executing Sys_Init
command.
IRTR (Initial Retry Time-value Register) [R/W, 0x92 – 0x93]
This register sets up the timer value for initial re-transmission when using the TCP, and timer value 1 is
equivalent to 100us.
Value
0x03E8
0x07D0
0x0FA0
Timer (ms)
100
200
400
RCR (Retry Count Register) [R/W, 0x94]
This register assigns the number of retry when re-transmission occurs, and timeout interrupt occurs when re-
transmission exceeds the number of retry.
RMSR (Rx data Memory Size Register) [R/W, 0x95]
This register allocates 8KB of received memory for each channel.
CH3
S1
S0
CH2
S1
S0
CH1
S1
S0
CH0
S1
S0
S1 S0 Memory size
0
0
1KB
0
1
2KB
1
0
4KB
1
1
8KB
2 bits of S1, S0 are allocated for each channel, and the memory for receiving is allocated according to the
set-up value as shown in the table above.
oˆ™‹ž™Œ‹Gp•›Œ™•Œ›Gj–••ŒŠ›› G~¡ˆ™‹GO~p•Œ›SGp•ŠUPG
X^