W3100A Datasheet, PDF (4/63 Pages) List of Unclassifed Manufacturers – i2Chip W3100A

Signal Description
Table 1: W3100A MII Signal Description
PIN#
Signal I/O
Description
52
TXD[3]
O TRANSMIT DATA: Nibble/Serial NRZ data output to the ENDEC
51
TXD[2]
that is valid on the rising edge of TX_CLK.
50
TXD[1]
In serial mode, the TXD[0] pin is used as the serial data pin, and
49
TXD[0]
TXD[3:1] are ignored.
53
TXE
O TRANSMIT ENABLE: becomes active when the first nibble/serial
data of the packet is valid on TXD[3:0] and goes low after the last
nibble/serial data of the packet is clocked out of TXD[3:0]. This
signal connects directly to the ENDEC (PHY device). This signal
is active high.
55
TX_CLK
I TRANSMIT CLOCK: TX_CLK is sourced by the PHY.
TX_CLK is 2.5 MHz in 10BASE-T Nibble mode, and 25 MHz in
100BASE-T Nibble mode.
43
RXD[3]
I RECEIVE DATA: Nibble wide receive data (synchronous to
42
RXD[2]
RX_CLK) that must be driven on the falling edge of RX_CLK.
41
RXD[1]
In serial mode, the RXD[0] pin is used as the data input pin which is
40
RXD[0]
also clocked in on the falling edge of RX_CLK. and RXD[3:1] pins
become don’t cares.
44
RXDV/CRS I CARRIER SENSE: signal provided by the ENDEC and indicates
that carrier is present. This signal is active high.
46
RX_CLK
I RECEIVE CLOCK: Re-synchronized clock from the ENDEC and
indicates that carrier is present.
48
COL
I COLLISION DETECT: becomes active when a collision has been
detected in Half Duplex modes.
This signal is asynchronous, active high and ignored during full-
duplex operation.
Table 2: W3100A MCU Interface Signal Description
PIN#
Signal I/O
Description
5-11
A[14-8] / I ADDRESS PINS / DEVICE ADDRESS PINS
DA[6-0]
Used as Address[14 – 8] pin when set in MCU Bus Interface mode.
Used as Device address[6 – 0] pin for I²C Interface when set in
I²C Interface mode.
14-21
A[7-0]
I ADDRESS PINS
24-27
D[7-4] I/O DATA PINS
29-32
D[3-0]
61
/INT
O INTERRUPT: Indicates that the W3100A requires MCU attention
after reception or transmission. The interrupt is cleared by writing to
the ISR (Interrupt Status Register). All interrupts are maskable by
writing IMG (Interrupt Mask Register). This signal is active low.
64
/CS
I CHIP SELECT: This signal is active low.
~p•Œ›GšGyhwpkGOyŒœšˆ‰“ŒGh——“Šˆ›–•Tš—ŒŠŠGp•›Œ““ŒŠ›œˆ“Gw™–—Œ™› GkŒŒ“–—Œ™PHG
[