English
Language : 

ALS300 Datasheet, PDF (48/66 Pages) List of Unclassifed Manufacturers – Media Audio Controller SPEC
Avance Logic Inc.
ALS300
3.Enable INTA# output capability again.(Clear GCR.15) and return to main program
For ISR :
1.Serve IRQ request.
Power down sequence :
nEnable power down clock (set RCCLKEN as 1)
oWait power down clock stable and power down wave engine/FM/SB/MPU401
p Wait 384 clocks of BITCLK (at least 31.2us) and power down AC-Link
qDisable 14.318 MHz output (set VCO-OSCEN# as 1)
Power on sequence :
nActivate AC-Link
oEnable 14.318MHz output (Clear VCO-OSCEN# as 0)
pPower on SB/Wave engine/MPU401/FM (wait for 14.318M clock stable if power on FM)
qDisable power clock (2MHz) output. (Clear RCCLKEN as 0)
IRQ acknowledge method and suggested IRQ priority for TSR :
Type Priority
Condition to generate
Acknowledgment
MIN
0 Modem-In data is available
Write IRQ-STATUS bit 1 with 1
Ring-In
1 RING# input is low
Write IRQ-STATUS bit 0 with 1
PCI-Play
2 End of a block of playback transfer Write IRQ-STATUS bit 3 with 1
MICIN
3 End of a block of Mic-In transfer Write IRQ-STATUS bit 4 with 1
PCI-Rec
4 End of a block of record transfer Write IRQ-STATUS bit 2 with 1
SB/MPU
5 SB playback/MPU401
Write IRQ-STATUS bit 7 with 1
SB-Mixer
6 Write SB mixer
Write IRQ-STATUS bit 5 with 1
DRAM
7 End of a block of DRAM transfer Write IRQ-STATUS bit 6 with 1
0: highest priority 6 : lowest priority
Memory Space and IO Space in “PCI” :
Memory space : 2M bytes
The starting address is defined in PCI configuration registers. This memory space is mapping
to DRAM.
ALS300 IO Space 0 : 64 bytes
Address
Byte 3
Byte 2
Byte 1
Byte 0
IOBASE0+00h
AC97-ACCESS (R/W)
IOBASE0+04h
IRQ-
AC97-STATUS(R)
AC97-READ (R)
STATUS(R/W)
IOBASE0+08h
GCR/RAM-DATA (R/W)
IOBASE0+0Ch
Reserved
GCR/RAM-INDEX
(R/W)
–IOBASE0 = Base address defined in configuration space
—ALS300 support DW/Word/Byte access. When access PnP alias port for PnP
configuration, ALS300 support byte command only.
˜Only byte command transformation is permitted for IOBASE0 + 10h ~23h.
™SBBASE+0~3 is equivalent to OPLBASE+0~3.
AC97-ACCESS
Default : XXXXXXXXh IOBASE + 00-03h
Bit Type
Function
31
R/W R/W control , 0 : Write 1 : Read
30:24 R/W AC97 mixer index
23:16
Reserved
15:0 R/W AC97 write data
nThe programmer should write index and data at the same time or write data before writing
index. This ensure index and data will output in the same frame.
AC97-READ Default : XXXXh
IOBASE + 04-05h
Bit Type
Function
15:0
R Data return from AC97 CODEC
AC97-STATUS Default : 00h
IOBASE + 06h
48