EN25QH128A Datasheet, PDF (41/75 Pages) Eon Silicon Solution Inc. – 128 Megabit Serial Flash Memory with 4Kbyte Uniform Sector

EN25QH128A
Write Suspend During Sector Erase or Block Erase
Issuing a Write Suspend instruction during Sector Erase or Block Erase allows the host to program or
read any sector that was not being erased. The device will ignore any programming commands
pointing to the suspended sector(s). Any attempt to read from the suspended sector(s) will out put
unknown data because the Sector or Block Erase will be incomplete.
To execute a Write Suspend operation, the host drives CS# low, sends the Write Suspend command
cycle (B0h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. The
Suspend Status register indicates that the erase has been suspended by changing the WSE bit from
“0” to “1”, but the device will not accept another command until it is ready. To determine when the
device will accept a new command, poll the WIP bit in the Suspend Status register or wait after issue
program suspend command, latency time 20us is needed before issue another command. For
“Suspend to Read”, “Resume to Read”, “Resume to Suspend” timing specification please note Figure
23.1, 23.2 and 23.3.
Write Suspend During Page Programming
Issuing a Write Suspend instruction during Page Programming allows the host to erase or read any
sector that is not being programmed. Erase commands pointing to the suspended sector(s) will be
ignored. Any attempt to read from the suspended page will output unknown data because the program
will be incomplete.
To execute a Write Suspend operation, the host drives CS# low, sends the Write Suspend command
cycle (B0h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. The
Suspend Status register indicates that the programming has been suspended by changing the WSP bit
from “0” to “1”, but the device will not accept another command until it is ready. To determine when the
device will accept a new command, poll the WIP bit in the Suspend Status register or wait after issue
program suspend command, latency time 20us is needed before issue another command. For
“Suspend to Read”, “Resume to Read”, “Resume to Suspend” timing specification please note Figure
231, 23.2 and 23.3.
The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface
mode (EQPI) (38h) command.
Figure 23.1 Suspend to Read Latency
Figure 23.2 Resume to Read Latency
Figure 23.3 Resume to Suspend Latency
This Data Sheet may be revised by subsequent versions
41
or modifications due to changes in technical specifications.
©2014 Eon Silicon Solution, Inc.,
Rev. C, Issue Date: 2014/01/22
www.eonssi.com