English
Language : 

DA9063_17 Datasheet, PDF (160/219 Pages) Dialog Semiconductor – System PMIC for Mobile Application Processors
DA9063
System PMIC for Mobile Application Processors
Register Address Bit
3:0
Type
R/W
Table 162: EN_32K
Register Address Bit
0x98
7
EN_32K
Type
R/W
6 R/W
5 R/W
4 R/W
3 R/W
Label
WAIT_TIME
Label
EN_32KOUT
RTC_CLOCK
OUT_CLOCK
DELAY_MODE
CRYSTAL
Description
0000: 0.0 µs
0001: 512 µs
0010: 1.0 ms
0011: 2.0 ms
0100: 4.1 ms
0101: 8.2 ms
0110: 16.4 ms
0111: 32.8 ms
1000: 65.5 ms
1001: 128 ms
1010: 256 ms
1011: 512 ms
1100: 1.0 s
1101: 2.1 s
1110: 4.2 s
1111: 8.4 s
Description
0: 32K clock buffer off (OUT_32K)
1: 32K clock buffer enabled (OUT_32K),
when powering up with a power sequence
including EN32K_STEP the buffer is enabled
when reaching EN32K_STEP, in case the
power sequence includes PD_DIS_STEP
with OUT_32K_PAUSE asserted the buffer
enable is delayed until reaching
PD_DIS_STEP on the way up
Note: with OUT_CLOCK being asserted the
buffer enable is delayed until 32K oscillator
signal is stable
0: No gating of RTC calendar clock
1: Clock to RTC counter is gated until 32K
oscillator stabilisation timer has expired
0: No gating of OUT_32K and clock signals
at GP_FB3
1: Clock to buffers is gated until 32K
oscillation stabilisation timer has expired
(indicating stable 32K oscillator signal)
0: Start stabilisation timer when duty
cycle of oscillator signal is in between
30% and 70%
1: Start stabilisation timer when CRYSTAL is
asserted, RTC_EN changed or when leaving
DELIVERY/NO-POWER mode with
CRYSTAL asserted
0: No 32 kHz crystal connected (bypass via
XOUT)
1: 32 kHz crystal connected
Datasheet
CFR0011-120-00
DA9063_2v1
160 of 219
23-Mar-2017
© 2017 Dialog Semiconductor