EP7309_05 Datasheet, PDF (41/51 Pages) Cirrus Logic – High-performance, Low-power, System-on-chip with Enhanced Digital Audio Interface

EP7309
High-Performance, Low-Power System on Chip
Table 21. 256-Ball PBGA Ball Listing (Continued)
Ball Location
H6
H7
H8
H9
H10
H11
H12
H13
H14
H15
H16
J1
J2
J3
J4
J5
J6
J7
J8
J9
J10
J11
J12
J13
J14
J15
J16
K1
K2
K3
K4
K5
K6
K7
K8
K9
K10
K11
K12
K13
K14
K15
K16
L1
L2
L3
L4
L5
Name
PB[0]/PRDY[1]
PB[2]
VSSRTC
VSSRTC
A[10]
A[11]
A[12]
A[13]
VSSIO
D[14]
D[15]
PA[3]
PA[1]
VSSIO
PA[2]
PA[0]
TXD[1]
CTS
VSSRTC
VSSRTC
A[17]
A[16]
A[15]
A[14]
nTRST
D[16]
D[17]
LEDDRV
PHDIN
VSSIO
DCD
nTEST[1]
EINT[3]
VSSRTC
ADCIN
COL[4]
TCLK
D[20]
D[19]
D[18]
VSSIO
VDDIO
VDDIO
RXD[1]
DSR
VDDIO
nEINT[1]
PE[2]/CLKSEL
Type
Description
I
GPIO port B / CL-PS6700 interface
signal
I
GPIO port B
RTC ground Real time clock ground
RTC ground Real time clock ground
O
System byte address
O
System byte address
O
System byte address
O
System byte address
Pad ground I/O ground
I/O
Data I/O
I/O
Data I/O
I
GPIO port A
I
GPIO port A
Pad ground I/O ground
I
GPIO port A
I
GPIO port A
O
UART 1 transmit data out
I
UART 1 clear to send input
RTC ground Real time clock ground
RTC ground Real time clock ground
O
System byte address
O
System byte address
O
System byte address
O
System byte address
I
JTAG async reset input
I/O
Data I/O
I/O
Data I/O
O
IR LED drivet
I
Photodiode input
Pad ground I/O ground
I
UART 1 data carrier detect
I
Test mode select input
I
External interrupt
RTC ground Real time clock ground
I
SSI1 ADC serial input
O
Keyboard scanner column drive
I
JTAG clock
I/O
Data I/O
I/O
Data I/O
I/O
Data I/O
Pad ground I/O ground
Pad power Digital I/O power, 3.3V
Pad power Digital I/O power, 3.3V
I
UART 1 receive data input
I
UART 1 data set ready input
Pad power Digital I/O power, 3.3V
I
External interrupt input
I
GPIO port E / clock input mode select
Table 21. 256-Ball PBGA Ball Listing (Continued)
Ball Location
Name
Type
Description
L6
VSSRTC
RTC ground Real time clock ground
L7
PD[0]/LEDFLSH
I/O
GPIO port D / LED blinker output
L8
VSSRTC
Core ground Real time clock ground
L9
COL[6]
O
Keyboard scanner column drive
L10
D[31]
I/O
Data I/O
L11
VSSRTC
RTC ground Real time clock ground
L12
A[22]
O
System byte address
L13
A[21]
O
System byte address
L14
VSSIO
Pad ground I/O ground
L15
A[18]
O
System byte address
L16
A[19]
O
System byte address
M1
nTEST[0]
I
Test mode select input
M2
nEINT[2]
I
External interrupt input
M3
VDDIO
Pad power Digital I/O power, 3.3V
M4
PE[0]/BOOTSEL[0]
I
GPIO port E / Boot mode select
M5
TMS
I
JTAG mode select
M6
VDDIO
Pad power Digital I/O power, 3.3V
M7
SSITXFR
I/O
DAI/CODEC/SSI2 frame sync
M8
DRIVE[1]
I/O
PWM drive output
M9
FB[0]
I
PWM feedback input
M10
COL[0]
O
Keyboard scanner column drive
M11
D[27]
I/O
Data I/O
M12
VSSIO
Pad ground I/O ground
M13
A[23]
O
System byte address
M14
VDDIO
Pad power Digital I/O power, 3.3V
M15
A[20]
O
System byte address
M16
D[21]
I/O
Data I/O
N1
nEXTFIQ
I
External fast interrupt input
N2
PE[1]/BOOTSEL[1]
I
GPIO port E / boot mode select
N3
VSSIO
Pad ground I/O ground
N4
VDDIO
Pad power Digital I/O power, 3.3V
N5
PD[5]
I/O
GPIO port D
N6
PD[2]
I/O
GPIO port D
N7
SSIRXDA
I/O
DAI/CODEC/SSI2 serial data input
N8
ADCCLK
O
SSI1 ADC serial clock
N9
SMPCLK
O
SSI1 ADC sample clock
N10
COL[2]
O
Keyboard scanner column drive
N11
D[29]
I/O
Data I/O
N12
D[26]
I/O
Data I/O
N13
HALFWORD
O
Halfword access select output
N14
VSSIO
Pad ground I/O ground
N15
D[22]
I/O
Data I/O
N16
D[23]
I/O
Data I/O
P1
VSSRTC
RTC ground Real time clock ground
P2
RTCOUT
O
Real time clock oscillator output
P3
VSSIO
Pad ground I/O ground
P4
VSSIO
Pad ground I/O ground
P5
VDDIO
Pad power Digital I/O power, 3.3V
DS507F1
©Copyright Cirrus Logic, Inc. 2005
(All Rights Reserved)
41