CS4341_05 Datasheet, PDF (3/34 Pages) Cirrus Logic – 24-Bit, 96 kHz Stereo DAC with Volume Control

CS4341
8.1 SOIC ..............................................................................................................................................32
8.2 TSSOP ..........................................................................................................................................33
9. PACKAGE THERMAL RESISTANCE .................................................................................................33
10. REFERENCES ....................................................................................................................................34
11. REVISION HISTORY ..........................................................................................................................34
LIST OF FIGURES
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Output Test Load .........................................................................................................................6
Maximum Loading ........................................................................................................................6
Single-Speed Stopband Rejection ...............................................................................................8
Single-Speed Transition Band .....................................................................................................8
Single-Speed Transition Band (Detail) .........................................................................................8
Single-Speed Passband Ripple ...................................................................................................8
Double-Speed Stopband Rejection ..............................................................................................8
Double-Speed Transition Band ....................................................................................................8
Double-Speed Transition Band (Detail) .......................................................................................9
Double-Speed Passband Ripple ..................................................................................................9
Serial Input Timing (External SCLK) ..........................................................................................10
Internal Serial Mode Input Timing ..............................................................................................11
Internal Serial Clock Generation ................................................................................................11
Control Port Timing - I²C Mode ..................................................................................................12
Control Port Timing - SPI Mode .................................................................................................13
Typical Connection Diagram ......................................................................................................16
CS4341 Formats 0-1 - I²S up to 24-Bit Data ..............................................................................18
CS4341 Format 2 - Left Justified up to 24-Bit Data ...................................................................18
CS4341 Formats 3-6 - Right Justified ........................................................................................18
De-Emphasis Curve ...................................................................................................................19
I²C Buffer Example .....................................................................................................................21
I²C Write .....................................................................................................................................22
I²C Read .....................................................................................................................................23
Control Port Timing, SPI Mode ..................................................................................................23
ATAPI Block Diagram ................................................................................................................29
LIST OF TABLES
Table 1. CS4341 Speed Modes .....................................................................................................................17
Table 2. Single-Speed Mode Standard Frequencies .....................................................................................17
Table 3. Double-Speed Mode Standard Frequencies ....................................................................................17
Table 4. Internal SCLK/LRCK Ratio ...............................................................................................................18
Table 5. Digital Interface Format ....................................................................................................................26
Table 6. ATAPI Decode..................................................................................................................................28
Table 7. Example Digital Volume Settings .....................................................................................................30
DS298F5
3