English
Language : 

CS4245 Datasheet, PDF (3/54 Pages) Cirrus Logic – 105 dB, 24-Bit, 192 kHz Streo Sudio CODEC
CS4245
TABLE OF CONTENTS
1. PIN DESCRIPTIONS ............................................................................................................... 5
2. CHARACTERISTICS AND SPECIFICATIONS ....................................................................... 8
SPECIFIED OPERATING CONDITIONS ................................................................................. 8
ABSOLUTE MAXIMUM RATINGS ........................................................................................... 8
DAC ANALOG CHARACTERISTICS ....................................................................................... 9
DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE................ 10
ADC ANALOG CHARACTERISTICS ..................................................................................... 12
ADC ANALOG CHARACTERISTICS ..................................................................................... 14
ADC DIGITAL FILTER CHARACTERISTICS......................................................................... 15
AUXILIARY OUTPUT ANALOG CHARACTERISTICS .......................................................... 16
AUXILIARY OUTPUT ANALOG CHARACTERISTICS (CONT’D) ......................................... 17
AUXILIARY OUTPUT ANALOG CHARACTERISTICS (CONT’D) ......................................... 18
DC ELECTRICAL CHARACTERISTICS ................................................................................ 19
DIGITAL INTERFACE CHARACTERISTICS ......................................................................... 20
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT 1.............................................. 21
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT 2.............................................. 23
SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT ................................ 26
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT ............................... 27
3. TYPICAL CONNECTION DIAGRAM .................................................................................... 28
4. APPLICATIONS .................................................................................................................... 29
4.1 Recommended Power-Up Sequence ............................................................................. 29
4.2 System Clocking ............................................................................................................. 29
4.2.1 Synchronous / Asynchronous Mode .................................................................. 29
4.2.2 Master Clock ...................................................................................................... 29
4.2.3 Master Mode ...................................................................................................... 30
4.2.4 Slave Mode ........................................................................................................ 30
4.3 High Pass Filter and DC Offset Calibration .................................................................... 31
4.4 Analog Input Multiplexer, PGA, and Mic Gain ................................................................ 31
4.5 Input Connections ........................................................................................................... 32
4.6 Output Connections ........................................................................................................ 32
4.7 Output Transient Control ................................................................................................ 32
4.7.1 Power-up ............................................................................................................ 32
4.7.2 Power-down ....................................................................................................... 32
4.7.3 Serial Interface Clock Changes ......................................................................... 32
4.8 Auxiliary Analog Output .................................................................................................. 32
4.9 De-Emphasis Filter ......................................................................................................... 33
4.10 Internal Digital Loopback .............................................................................................. 33
4.11 Mute Control ................................................................................................................. 33
4.12 Control Port Description and Timing ............................................................................. 34
4.12.1 SPI Mode ......................................................................................................... 34
4.12.2 I²C Mode .......................................................................................................... 35
4.13 Interrupts and Overflow ................................................................................................ 37
4.14 Reset ........................................................................................................................... 37
4.15 Synchronization of Multiple Devices ............................................................................. 37
4.16 Grounding and Power Supply Decoupling .................................................................... 37
5. REGISTER QUICK REFERENCE ......................................................................................... 38
6. REGISTER DESCRIPTION ................................................................................................... 39
6.1 Chip ID - Register 01h .................................................................................................... 39
6.2 Power Control - Address 02h ......................................................................................... 39
6.3 DAC Control - Address 03h ............................................................................................ 40
6.4 ADC Control - Address 04h ............................................................................................ 41
6.5 MCLK Frequency - Address 05h .................................................................................... 42
3