CS42L51_07 Datasheet, PDF (21/88 Pages) Cirrus Logic – Low Power, Stereo CODEC with Headphone Amp

CS42L51
Master Mode (Note 17)
Parameters
Symbol Min
Max Units
Output Sample Rate (LRCK)
All Speed Modes
(Note 17)
F_s
-
M------C-----L---K---
Hz
128
LRCK Duty Cycle
SCLK Frequency
SCLK Duty Cycle
LRCK Edge to SDOUT MSB Output Delay
SDOUT Setup Time Before SCLK Rising Edge
SDOUT Hold Time After SCLK Rising Edge
SDIN Setup Time Before SCLK Rising Edge
SDIN Hold Time After SCLK Rising Edge
45
1/t_P
-
45
t_d(MSB)
-
t_s(SDO-SK)
20
t_h(SK-SDO)
30
t_s(SD-SK)
20
t_h
20
55
%
64•F_s
Hz
55
%
52
ns
-
ns
-
ns
-
ns
-
ns
14. After powering up the CS42L51, RESET should be held low after the power supplies and clocks are
settled.
15. See “Example System Clock Frequencies” on page 79 for typical MCLK frequencies.
16. See
17. “Master” on page 39
18. “MCLK” refers to the external master clock applied.
LRCK
SCLK
SDOUT
SDIN
t_s(LK-SK)
t_d(MSB)
t_s(SD-SK)
//
//
t_P
//
//
t_h(SK-SDO)
//
MSB
//
t_h
//
MSB
//
t_s(SDO-SK)
MSB-1
MSB-1
Figure 4. Serial Audio Interface Slave Mode Timing
LRCK
SCLK
SDOUT
SDIN
t_d(MSB)
t_s(SD-SK)
//
//
t_P
//
//
t_h(SK-SDO)
//
MSB
//
t_h
//
MSB
//
t_s(SDO-SK)
MSB-1
MSB-1
Figure 5. Serial Audio Interface Master Mode Timing
DS679F1
21