English
Language : 

AKD4673-A Datasheet, PDF (8/48 Pages) Asahi Kasei Microsystems – stereo CODEC with built-in MIC/HP amplifier and TSC
[AKD4673-A]
(3) PLL Slave Mode
A reference clock of PLL is selected among the input clocks to MCKI, BICK or LRCK pin. The required clock to
the AK4673 is generated by an internal PLL circuit. Input frequency is selected by PLL3-0 bits.
BICK and LRCK inputs should be synchronized with MCKO output. The phase between MCKO and LRCK dose
not matter. MCKO pin outputs the frequency selected by PS1-0 bits and the output is enabled by MCKO bit.
Sampling frequency can be selected by FS3-0 bits.
JP23 (M/S) should be set to “Slave”. In addition, the register of AK4673 should be set to “PLL Slave Mode”.
(3-1) PLL Reference Clock : MCKI pin
AK4673
11.2896MHz, 12MHz, 12.288MHz, 13MHz,
13.5MHz, 19.2MHz, 24MHz, 26MHz,
27MHz
DSP or μP
MCKI
MCKO
BICK
LRCK
256fs/128fs/64fs/32fs
≥ 32fs
1fs
MCLK
BCLK
LRCK
SDTO
SDTI
SDTI
SDTO
Figure 4. PLL Slave Mode 1 (PLL Reference Clock: MCKI pin)
(3-1-1) Evaluation of A/D, D/A using PORT3 (DSP)
PORT3 (DSP) is used. Nothing should be connected to PORT1 (DIR), PORT2 (DIT) and J11 (EXT).
SDTI, SDTO, LRCK and BICK of PORT3 are respectively connected with SDTO, SDTI, LRCK and BICK of
DSP. Connect the test pin (MCKO) to DSP when MCKO is supplied to DSP.
The jumper pins should be set as the following.
JP15
MCLK
DIR
EXT
JP18
BICK_SEL
JP21
JP24
LRCK_SEL SDTI_SEL
JP19
PHASE
DIR 4040 DIR 4040 DIR ADC THR INV
(3-1-2) Evaluation of Loop-back that master clock is fed externally, BICK and LRCK are divided with a
board
J11 (EXT) is used. MCKI is supplied from J11 (EXT). BICK and LRCK are generated by 74HC4040 on
AKD4671-A.Nothing should be connected to PORT1 (DIR), PORT2 (DIT) and PORT3 (DSP).
The jumper pins should be set as the following.
JP14
EXT
JP15
MCLK
DIR
EXT
JP18
BICK_SEL
JP21
JP24
LRCK_SEL SDTI_SEL
JP19
PHASE
DIR 4040 DIR 4040 DIR ADC THR INV
*When a termination (51Ω) is unnecessary, please set JP14 (EXT) open.
JP16 (MKFS) should be set to MCKO; JP17 (BCFS), and JP20 (LRCK) should be set according to the
frequency of BICK and LRCK.
<KM086000>
-8-
2007/5