LU5X34F Datasheet, PDF (22/26 Pages) Agere Systems – Quad Gigabit Ethernet Transceiver

LU5X34F
Quad Gigabit Ethernet Transceiver
Preliminary Data Sheet
July 2000
Test Modes
Note: Test modes are intended for manufacture test only and are not guaranteed to be operational. They may be
modified or eliminated without prior notice.
The device has per-channel test modes as well as global test modes. The bypass PLL, BYPPLL, is a global test
input because it modifies the operation of the analog PLL. Test bits TEST[4:1] generally operate in the localized
mode. The LDST[A:D] inputs are enable signals that permit the TEST[4:1] signals to be injected into a particular
channel.
For example, if LDSTA = 1, the TEST[4:1] signals directly control the test modes in the A channel. Once
LDSTA = 0, the previous values of TEST[4:1] are held for the A channel. The TEST[4:1] signals control the four
channels (A, B, C, D) via level sense latches that are gated with the LDST[A:D] inputs. TEST[5] is a global test pin
used for both injection of signals as well as for monitoring points within the device.
Table 18. Test Modes
Global
BYPPLL
0
0
Local Test Configuration
TEST1 TEST2 TEST3 TEST4
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
1
0
0
0
1
0
1
P
0
1
0
0
P
0
0
1
1
1
0
0
1
1
0
0
0
1
0
1
0
0
1
0
0
Global
TEST5
X
Output
X
Output
P
P
X
Output
X
Output
Operation
Normal operation.
Analog PLL feedback signal viewed at
TEST5 pin.
Transceiver operates normally except
RX[9:0] output is from digital filter, not
the serial data.
Transceiver operates normally except
RX[9:0] output is from digital filter and
the analog PLL feedback signal is
viewed at TEST5 pin.
Digital filter forced to count. Pulses
applied at TEST4 increment accumula-
tor; pulses at TEST5 decrement accu-
mulator.
RX[9:0] output is from digital filter, not
the serial data. Digital filter forced to
count. Pulses applied at TEST4 incre-
ment accumulator; pulses at TEST5
decrement accumulator.
Parallel loopback. TX[9:0] = RX[9:0].
RX[9:0] remains active.
Parallel loopback. TX[9:0] = RX[9:0]
and analog PLL feedback signal viewed
at TEST5 pin. RX[9:0] remains active.
RX[9:0] output is from digital filter, not
the serial data. Receive channel is held
in reset. BYPPLL overrides this reset.
RX[9:0] output is from digital filter, not
the serial data. Receive channel is held
in reset. BYPPLL overrides this reset.
Analog PLL feedback signal viewed at
TEST5 pin
22
Lucent Technologies Inc.