English
Language : 

EX128-TQG100A Datasheet, PDF (15/44 Pages) Actel Corporation – eX Automotive Family FPGAs
eX Automotive Family FPGAs
Development Tool Support
The automotive-grade eX family of FPGAs is fully
supported by both the Actel Libero® Integrated Design
Environment (IDE) and Designer FPGA Development
software. Actel Libero IDE is a design management
environment, seamlessly integrating design tools while
guiding the user through the design flow, managing all
design and log files, and passing necessary design data
among tools. Libero IDE allows users to integrate both
schematic and HDL synthesis into a single flow and verify
the entire design in a single environment. Libero IDE
includes Synplify® for Actel from Synplicity®,
ViewDraw® for Actel from Mentor Graphics®,
ModelSim® HDL Simulator from Mentor Graphics,
WaveFormer Lite™ from SynaptiCAD®, and Designer
software from Actel. Refer to the Libero IDE flow
(located on Actel’s website) diagram for more
information.
Actel's Designer software is a place-and-route tool and
provides a comprehensive suite of backend support tools
for FPGA development. The Designer software includes
timing-driven place-and-route, and a world-class
integrated static timing analyzer and constraints editor.
With the Designer software, a user can select and lock
package pins while only minimally impacting the results
of place-and-route. Additionally, the back-annotation
flow is compatible with all the major simulators and the
simulation results can be cross-probed with Silicon
Explorer II, Actel’s integrated verification and logic
analysis tool. Another tool included in the Designer
software is the SmartGen core builder, which easily
creates popular and commonly used logic functions for
implementation into your schematic or HDL design.
Actel's Designer software is compatible with the most
popular FPGA design entry and verification tools from
companies such as Mentor Graphics, Synplicity,
Synopsys®, and Cadence Design Systems. The Designer
software is available for both the Windows and UNIX
operating systems.
Related Documents
Datasheet
eX Family FPGAs
http://www.actel.com/documents/eX_DS.pdf
Application Notes
Maximizing Logic Utilization in eX, SX and SX-A FPGA
Devices Using CC Macros
http://www.actel.com/documents/CC_Macro_AN.pdf
Implementation of Security in Actel Antifuse FPGAs
http://www.actel.com/documents/
Antifuse_Security_AN.pdf
Actel eX, SX-A, and RT54SX-S I/Os
http://www.actel.com/documents/antifuseIO_AN.pdf
Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-
Sparing Applications
http://www.actel.com/documents/
HotSwapColdSparing_AN.pdf
Design for Low Power in Actel Antifuse FPGAs
http://www.actel.com/documents/Low_Power_AN.pdf
Programming Antifuse Devices
http://www.actel.com/documents/
AntifuseProgram_AN.pdf
User Guides
Silicon Sculptor II User's Guide
http://www.actel.com/techdocs/manuals/
default.asp#programmers
Miscellaneous
Libero IDE flow
http://www.actel.com/products/tools/libero/flow.html
v3.2
1-11