YSS950 Datasheet, PDF (26/30 Pages) YAMAHA CORPORATION – DAP1 Digital Audio Processor

YSS950


































3) SDIBCK, SDIWCK, SDI7 to SDI0 (slave mode)
Parameter
Symbol Conditions
Min.
Typ.
Max.
SDIBCK input frequency
f_SDIBCK
SDIBCK duty factor
d_SDIBCK
[Note 1]
SDIWCK, SDI7 to SDI0 setup time
t_SDIS
SDIWCK, SDI7 to SDI0 hold time
t_SDIH
[Note 1] The polarity of SDIBCK can be changed by SDIBCKP.
12.5
50
10
15
In the following figure, SDIBCKP = 0.
f_SDIBCK
d_SDIBCK
SDIBCK
d_SDIBCK
t_SDIS
t_SDIH
SDIWCK
SDI7-0
t_SDIS
t_SDIH








4) SDOBCK, SDOWCK, SDO7 to SDO0 (slave mode)
Parameter
Symbol Conditions
SDOBCK input frequency
f_SDOBCK
SDOBCK duty factor
d_SDOBCK
[Note 1]
SDOWCK setup time
t_SDOWCKS
SDOWCK hold time
t_SDOWCKH
SDO7 to SDO0 delay time
t_SDOD
CL = 50pF
[Note 1] The polarity of SDOBCK can be changed by SDOBCKP.
Min.
Typ.
Max.
12.5
50
10
10
30
In the following figure, SDOBCKP = 0.
f_SDOBCK
d_SDOBCK
SDOBCK
d_SDOBCK
t_SDOWCKS
t_SDOWCKH
SDOWCK
t_SDOD
SDO7 to SDO0




Unit
MHz
%
ns
ns
Unit
MHz
%
ns
ns
ns
26