English
Language : 

DS525 Datasheet, PDF (4/13 Pages) –
802.16e CTC Encoder v3.0
Ready for First Data (RFFD)
A logic High on RFFD indicates that the core is ready to accept an FD_IN signal to start a new encoding
operation. When an FD_IN signal is sampled High, the RFFD signal goes Low and remains Low until
it is safe to start another block.
Block Size (BLK_SIZE)
This 10-bit input port determines the size, in bytes, of the block of data that is about to be written into
the encoder. The block size value is sampled on an active rising clock edge when FD_IN is High. If an
invalid block size is sampled, the behavior of the core is not specified.
DSystematic Data Output (SYST_A / SYST_B)
SYST_A and SYST_B are mandatory output ports, which are delayed versions of the uninterleaved
double-binary input data, DATA_IN_A and DATA_IN_B, respectively.
isRSC1 Parity Y Output (PAR_Y1)
PAR_Y1 is a mandatory output port, which is the Y output of the Constituent Encoder RSC1.
cRSC1 Parity W Output (PAR_W1)
o PAR_W1 is a mandatory output port, which is the W output of the Constituent Encoder RSC1.
RSC2 Parity Y Output (PAR_Y2)
n PAR_Y2 is a mandatory output port, which is the Y output of the Constituent Encoder RSC2.
RSC2 Parity W Output (PAR_W2)
t PAR_W2 is a mandatory output port, which is the W output of the Constituent Encoder RSC2.
i Ready (RDY)
n RDY is a mandatory output port, which is driven High when there is valid data on the SYSTEMATIC
and PARITY output ports
u Block Start (BLK_START)
e BLK_START is a mandatory output port, which is driven High for one clock period corresponding to
the first valid output sample of a given block on the SYSTEMATIC and PARITY output ports
d Block End (BLK_END)
BLK_END is a mandatory output port, which is driven High for one clock period corresponding to the
IP last valid output sample of a given block on the SYSTEMATIC and PARITY output ports.
4
www.xilinx.com
DS525 April 24, 2009
Product Specification