English
Language : 

DS449 Datasheet, PDF (3/9 Pages) Xilinx, Inc – LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11f)
LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11f)
Table 1: FSL_V20 I/O Signals (Cont’d)
Signal Name
MSB:LSB
I/O
Description
FSL_S_Control
O
Single bit control that is propagated along with the data at every clock
edge by the FSL bus when C_USE_CONTROL is set to 1
FSL_S_Read
Input signal on the slave interface that controls the read acknowledge
signal of the FIFO. When set to 1, the values of FSL_S_Data and
I FSL_S_Control are popped from the FIFO on a rising clock edge.
Note FSL_S_Read is not gated with FSL_S_Exists. Data read is
undefined when reading an empty FIFO.
FSL_S_Exists
Output signal on the slave interface indicating that FIFO contains
O valid data. This signal can be used by the FSL slave peripheral for
hand-shaking and synchronization with the FSL master peripheral
FSL_Has_Data
O Indicates FSL buffer has data
FSL_Full
O Indicates FSL buffer is full
FSL_Control
_IRQ
O
Is asserted when FSL_S_Control and (FSL_Has_Data or
FSL_S_Exists) are asserted
FSL V20 Core Parameters
The parameterizable features in the FSL V20 FPGA design are shown in Table 2.
Table 2: FSL_V20 Parameters
Feature/Description
Parameter Name
Allowable Values
Specify clocking modes of FIFO C_ASYNC_CLKS
as synchronous or asynchronous
0, 1
Use BRAMs to implement FIFO
C_IMPL_STYLE
0, 1
FSL bus width
C_FSL_DWIDTH
>0
FSL FIFO depth
C_FSL_DEPTH
C_ASYNC_CLKS=0
1- 8192(1)(2)
C_ASYNC_CLKS=1 and
C_IMPL_STYLE=0
16-128(3)
C_ASYNC_CLKS=1 and
C_IMPL_STYLE=1
512-8192(3)
Propagate control bit
C_USE_CONTROL
0, 1
Level of external reset
C_EXT_RESET_HIGH
0 = Low-true external reset
1 = High-true external reset
Period of FSL_S_CLK in ps.
C_READ_CLOCK_PERIOD
>0
1. C_FSL_DEPTH in the range 2–15 result in a FIFO depth of 16 when C_ASYNC_CLKS=0.
2. C_FSL_DEPTH can have any value higher than 16
3. C_FSL_DEPTH must be a 2n value
Default
Value
VHDL Type
0
integer
0
integer
32
integer
16
16
integer
512
1
integer
1
integer
0
integer
DS449 December 18, 2012
www.xilinx.com
3
Product Specification