English
Language : 

DS646 Datasheet, PDF (10/11 Pages) Xilinx, Inc – Integrated Logic Analyzer
LogiCORE IP ChipScope Pro Integrated Controller (ICON) (v1.05a)
XPS Parameters
The EDK-specific parameters are listed and described in Table 3.
Table 3: ICON EDK-Specific Parameters
Parameter Name
Allowable Values
Default
Value
Description
c_family
virtex4, virtex-5, virtex6,
virtex6l, virtex7, kintex7,
spartan3, spartan3a,
spartan3adsp, spartan3e,
spartan6, spartan6l,
aspartan3, aspartan3a,
aspartan3adsp, aspartan3e,
aspartan6, avirtex4,
qspartan6, qspartan6l,
qvirtex4, qspartan6,
qspartan6l, qvirtex4,
qvirtex5, qvirtex6
N/A
Target FPGA device family.
c_force_bscan_user_port
Integer:
1, 3, or 4 (port 2 is used by
OPB_MDM)
1
BSCAN USER scan chain number to be used
by the ICON core.
c_num_control_ports
Integer: 1-15
1
Number of ChipScope Pro target cores to be
connected to this ICON core.
c_system_contains_mdm
Integer:
1 = system contains MDM
0= system does not contain
MDM
0
(automatically
calculated by
tools)
Indicates whether or not the system containing
the ICON core also contains the OPB_MDM
peripheral. This parameter dictates whether a
BSCAN component should be instantiated.
Performance and Resource Utilization
The configuration details for various devices and set ups is shown in Table 4.
Table 4: Configuration Details
Configuration Name
Device
Config1
Xc7v450t-2ffg1761
Config2
Xc7v450t-2ffg1761
Config3
Xc7v450t-2ffg1761
ICON Setup
Control Ports (1)
Control Ports (8)
Control Ports (16)
Verification
Xilinx has verified the ICON core in a proprietary test environment using an internally developed bus functional
model.
References
1. More information on the ChipScope Pro software and cores is available in the Software and Cores User Guide,
located at http://www.xilinx.com/documentation.
2. Information about hardware debugging using ChipScope Pro in EDK is available in the Platform Studio online
help, located at http://www.xilinx.com/documentation.
3. Information about hardware debugging using ChipScope Pro in System Generator for DSP is available in the
Xilinx System Generator for DSP User Guide, located at http://www.xilinx.com/documentation.
DS646 June 22, 2011
www.xilinx.com
10
Product Specification