ISD5100 Datasheet, PDF (71/88 Pages) Winbond – SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY

ISD5100 – SERIES
MICRO-
CONTROLLER
SDA
SCL
LCD
DRIVER
STATIC
RAM OR
EEPROM
GATE
ARRAY
ISD 5116
Example of an I²C-bus configuration using two microcontrollers
Acknowledge
The number of data bytes transferred between the start and stop conditions from transmitter to
receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is
a HIGH level signal put on the interface bus by the transmitter during which time the master generates
an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an
acknowledge after the reception of each byte. In addition, a master receiver must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so
that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-
up and hold times must be taken into consideration). A master receiver must signal an end of data to
the transmitter by not generating an acknowledge on the last byte that has been clocked out of the
slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a
stop condition.
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
SCL FROM
MASTER
S
START
condition
not acknowledge
1
2
acknowledge
8
9
dock pulse for
acknowledgement
Acknowledge on the I²C-bus
- 71 -
Publication Release Date: October, 2003
Revision 0.2