W25B40 Datasheet, PDF (2/36 Pages) Winbond – 4M-BIT SERIAL FLASH MEMORY WITH BOOT AND PARAMETER SECTORS

W25B40/W25B40A
Table of Contents-
1. GENERAL DESCRIPTION ......................................................................................................... 4
2. FEATURES ................................................................................................................................. 4
3. PIN CONFIGURATION ............................................................................................................... 5
4. PIN DESCRIPTION..................................................................................................................... 5
4.1 Package Types ............................................................................................................... 5
4.2 Chip Select (/CS) ............................................................................................................ 5
4.3 Serial Data Output (DO) ................................................................................................. 6
4.4 Write Protect (/WP)......................................................................................................... 6
4.5 Hold (/HOLD) .................................................................................................................. 6
4.6 Serial Clock (CLK) .......................................................................................................... 6
4.7 Serial Data Input (DI) ...................................................................................................... 6
5. BLOCK DIAGRAM (BOTTOM BOOT) ........................................................................................ 7
6. BLOCK DIAGRAM (TOP BOOT-SPECIAL ORDER) ................................................................. 8
7. FUNCTIONAL DESCRIPTION ................................................................................................... 9
7.1 SPI OPERATIONS ......................................................................................................... 9
7.1.1 SPI Modes ........................................................................................................................9
7.1.2 Hold Function ...................................................................................................................9
7.2 WRITE PROTECTION.................................................................................................... 9
7.2.1 Write Protect Features......................................................................................................9
7.2.2 Write Protection using Power-down instruction...............................................................10
8. CONTROL AND STATUS REGISTERS................................................................................... 10
8.1 STATUS REGISTER .................................................................................................... 10
8.1.1 BUSY..............................................................................................................................10
8.1.2 Write Enable Latch (WEL) ..............................................................................................10
8.1.3 Block Protect Bits (BP2, BP1, BP0)................................................................................11
8.1.4 Reserved Bits .................................................................................................................11
8.1.5 Status Register Protect (SRP) ........................................................................................11
8.1.6 Write Protection Operation - Bottom Boot Sector Organization ......................................12
8.1.7 Write Protection Operation - Top Boot Sector Organization (Special Order) ..................12
8.2 INSTRUCTIONS........................................................................................................... 12
8.2.1 Manufacturer and Device Identification...........................................................................13
8.2.2 Instruction Set ⁽¹⁾.............................................................................................................13
8.2.3 Write Disable (04h).........................................................................................................14
8.2.4 Write Enable (06h)..........................................................................................................14
8.2.5 Read Status Register (05h) ............................................................................................15
8.2.6 Write Status Register (01h) ............................................................................................16
-2-