TMS320DM8168_13 Datasheet, PDF (89/327 Pages) Texas Instruments – TMS320DM816x DaVinci Video Processors

www.ti.com
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614D – MARCH 2011 – REVISED JANUARY 2013
3.2.15 Serial Peripheral Digital Interconnect Format (SPI) Signals
Table 3-19. SPI Terminal Functions
SIGNAL
NAME
NO.
TYPE ⁽¹⁾ OTHER^{(2) (3)}
MUXED
DESCRIPTION
SPI_SCLK
R2
IO
PULL: IPD / IPD
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL166
SPI Clock IO
SPI_SCS[3] /
GPMC_A[21]/
GP1[22]
P1
IO
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
GPMC, GP1
PINCTRL170
SPI_SCS[2] /
GPMC_A[22]
SPI_SCS[1] /
GPMC_A[23]
P3
IO
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
GPMC
PINCTRL169
SPI Chip Select IO
P2
IO
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
GPMC
PINCTRL168
SPI_SCS[0]
R1
IO
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL167
SPI_D[1]
SPI_D[0]
P13
IO
PULL: IPD / IPD
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL172
SPI Data IO. Can be configured as either MISO or
N11
IO
PULL: IPD / IPD
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL171
MOSI
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.
(2) PULL: A / B, where:
A is the state of the internal pull resistor during POR reset
B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset
IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled
DRIVE: A / B, where;
A is the driving state of the pin during POR reset
B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset
H = Driving High, L = Driving Low, Z = 3-State
For more detailed information on pullup and pulldown resistors and situations where external pullup and pulldown resistors are required,
see Section 4.3.1, Pullup and Pulldown Resistors.
(3) Specifies the operating IO supply voltage for each signal.
Copyright © 2011–2013, Texas Instruments Incorporated
Device Pins
89
Submit Documentation Feedback
Product Folder Links: TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165