TMS320C6421_15 Datasheet, PDF (76/222 Pages) Texas Instruments – Fixed-Point Digital Signal Processor

TMS320C6421
Fixed-Point Digital Signal Processor
SPRS346D – JANUARY 2007 – REVISED JUNE 2008
Bit
31:11
10:8
7:0
Table 3-12. MSTPRI0 Register Description
Field Name
RESERVED
C64X+_CFGP
RESERVED
Description
Reserved. Read-only, writes have no effect.
C64X+_CFG master port priority in System Infrastructure.
000 = Priority 0 (Highest)
100 = Priority 4
001 = Priority 1
101 = Priority 5
010 = Priority 2
110 = Priority 6
011 = Priority 3
111 = Priority 7 (Lowest)
Reserved. Read-only, writes have no effect.
www.ti.com
31
27
26
25
24
23
22
21
20
19
18
17
16
RESERVED
RSV
RSV
HPIP
RSV
VLYNQP
R-0000 0
R/W-100
R-0
R/W-100
R-0
R/W-100
15
3
RESERVED
R- 0000 0000 0000 0
LEGEND: R = Read; W = Write; -n = value after reset
Figure 3-6. MSTPRI1 Register— 0x01C4 0040
2
1
0
EMACP
R/W-100
Bit
31:27
26:24
23
22:20
19
18:16
15:3
2:0
Table 3-13. MSTPRI1 Register Description
Field Name
RESERVED
RSV
RSV
HPIP
RSV
VLYNQP
RESERVED
EMACP
Description
Reserved. Read-only, writes have no effect.
Reserved. For proper device operation, the user must only write "100" to
these bits.
Reserved. Read-only, writes have no effect.
HPI master port priority in System Infrastructure.
000 = Priority 0 (Highest)
100 = Priority 4
001 = Priority 1
101 = Priority 5
010 = Priority 2
110 = Priority 6
011 = Priority 3
111 = Priority 7 (Lowest)
Reserved. Read-only, writes have no effect.
VLYNQ master port priority in System Infrastructure.
000 = Priority 0 (Highest)
100 = Priority 4
001 = Priority 1
101 = Priority 5
010 = Priority 2
110 = Priority 6
011 = Priority 3
111 = Priority 7 (Lowest)
Reserved. Read-only, writes have no effect.
EMAC master port priority in System Infrastructure.
000 = Priority 0 (Highest)
100 = Priority 4
001 = Priority 1
101 = Priority 5
010 = Priority 2
110 = Priority 6
011 = Priority 3
111 = Priority 7 (Lowest)
76
Device Configurations
Submit Documentation Feedback