English
Language : 

LP3910 Datasheet, PDF (58/72 Pages) Texas Instruments – Power Management IC for Hard-Drive-Based Portable Media Players
LP3910
SNVS481M – NOVEMBER 2006 – REVISED DECEMBER 2015
www.ti.com
8.6.13 Buck1, Buck2 Control Registers and BUCK1EN Pin
Buck1 and Buck2 are configurable through I2C accessible registers. Bit fields D4–0 control the output voltage. Bit
D5 defines the Modulation mode of the buck, which by default automatically selects PWM or PFM mode
depending on the load as described above in the functional description. The modulation mode can be forced to
PWM mode regardless of the load by setting bit D5 to a logic 1 in the corresponding buck control register.
Bit D6 controls the enable/disable state of the buck, which is different for Buck1 and Buck2 as Buck1 has an
external enable pin: BUCK1EN.
For Buck1, by default or when D6 is programmed logic 0 in the Buck1 control register, enable/disable control is
passed onto the BUCK1EN pin. A logic 1 applied to this pin enables Buck1 while a logic 0 disables Buck1.
Setting D6 to 1 in the Buck1 control register enables BUCK1, regardless of the state of the BUCK1EN pin. If the
system designer permanently connects the BUCK1EN pin to GND, then D6 is simply a enable/disable control bit.
If the system design permanently connects the enable pin to VDD, then the Buck1 is enabled during the power-on
sequence and is always be on, regardless of the state of bit D6 in the Buck1 control register (see Power-On,
Power-Off Sequencing).
BUCK2 is by default enabled during the power-on sequence and can be enabled/disabled through bit D6 in the
Buck2 control register.
Access
Data
Reset
D7
Read Only 0
Reserved
Table 12. Buck1 Control Register (05)H
D6
Operation
0: enable/disable
determined by state of
BUCK1EN pin
1: enable, override
BUCK1EN state
D5
R/W
Force PWM mode
0: Automatic Modulation
Mode
1: Force PWM mode
n/a
0
0
D4–0
BUCK1 Output Voltage (V)
5’h00
Externally
controlled
5’h01
0.80
5’h02
0.85
5’h03
0.90
5’h04
0.95
5’h05
1.00
5’h06
1.05
5’h07
1.10
5’h08
1.15
5’h09
1.20
5’h0A
1.25
5’h0B
1.30
5’h0C
1.35
5’h0D
1.40
5’h0E
1.45
5’h0F
1.50
5’h10
1.55
5’h11
1.60
5’h12
1.65
5’h13
1.70
5’h14
1.75
5’h15
1.80
5’h16
1.85
5’h17
1.90
5’h18
1.95
5’h19–1F
2.00
Factory-Programmed Default
58
Submit Documentation Feedback
Product Folder Links: LP3910
Copyright © 2006–2015, Texas Instruments Incorporated