English
Language : 

LP3910 Datasheet, PDF (11/72 Pages) Texas Instruments – Power Management IC for Hard-Drive-Based Portable Media Players
www.ti.com
LP3910
SNVS481M – NOVEMBER 2006 – REVISED DECEMBER 2015
7.11 Input Electrical Characteristics: USBSUSP, USBISEL
Unless otherwise noted, VUSB = 5 V, VBATT = 3.6 V, CBATT = 4.7 µF, CCHG_DET = 10 µF. Minimum and maximum limits apply
over the entire junction temperature range for operation, TJ = 0°C to 125°C.(1)(2)(3)(4)(5)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VIL
VIH
ILEAKAGE
Input low level
Input high level
Input leakage
0.7 × VUSB
−1
0.3 × VUSB
V
V
1
µA
(1) LDO2EN, BUCK1EN, and USBSUSP have weak internal pulldowns while pins POWERACK, ONOFF do not have weak pulldowns.
(2) All voltages are with respect to the potential at the GND pin.
(3) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
(4) Minimum and maximum limits are specified by design, test, or statistical analysis.
(5) Low ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
7.12 Input Electrical Characteristics: POWERACK, ONOFF, LDO2EN, BUCK1EN
Unless otherwise noted, VDD = 5 V, VBATT = 3.6 V, CBATT = 4.7 µF, CCHG_IN = 10 µF. Minimum and maximum limits apply over
the entire junction temperature range for operation, TJ = 0°C to 125°C.(1)(2)(3)(4)(5)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
VIL
VIH
ILEAKAGE
Input low level
Input high level
Input leakage
0.4
V
1.4
V
–1
1
µA
(1) LDO2EN, BUCK1EN, and USBSUSP have weak internal pulldowns, while pins POWERACK, ONOFF do not have this.
(2) All voltages are with respect to the potential at the GND pin.
(3) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
(4) Minimum and maximum limits are specified by design, test, or statistical analysis.
(5) Low ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
7.13 Electrical Characteristics: LDO1 Low Dropout Linear Regulators
Unless otherwise noted, VIN1 = 3.6 V, IMAX = 150 mA, VOUT = default value, CVDD = 10 µF, CLDO1 = 1 µF, ESR = 5 mΩ – 500
mΩ, CVREFH = 100 nF. Typical limits apply for TJ = 25°C; minimum and maximum limits apply for TJ = 0°C to 125°C, unless
otherwise specified.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
VIN1
Operational voltage
2.5
6
V
VOUT Range
Output voltage
programming range
TJ = 25°C
1.2 V to 3.3 V in 100-mV steps
1.2
3.3
V
VOUT Accuracy Output voltage accuracy
ΔVOUT
ISC
VIN – VOUT
PSRR
Line regulation
Load regulation
Short-circuit current limit
Dropout voltage
Power supply ripple
rejection
1 mA ≤ IOUT ≤ IMAX over full line and
load regulation.
VOUT = default value
VIN = (VOUT + 500 mV) to 5.5 V
Load current = IMAX
VIN = 3.6 V,
Load current = 1 mA to IMAX
VOUT = 0 V
Load current = IMAX
F = 10 kHz, load current = IMAX
–3%
3%
3
mV
10
mV
600
750
mA
60
150
mV
30
dB
RSHUNT
LDO output impedance LDO disabled, VOUT = default value
200
Ω
Copyright © 2006–2015, Texas Instruments Incorporated
Product Folder Links: LP3910
Submit Documentation Feedback
11