MSP430F5510_17 Datasheet, PDF (56/118 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430F5510, MSP430F5509, MSP430F5508
MSP430F5507, MSP430F5506, MSP430F5505, MSP430F5504
MSP430F5503, MSP430F5502, MSP430F5501, MSP430F5500
SLAS645J – JULY 2009 – REVISED APRIL 2015
www.ti.com
6.9.8 System Module (SYS) (Link to User's Guide)
The SYS module handles many of the system functions within the device. These include power on reset
and power up clear handling, NMI source selection and management, reset interrupt vector generators,
boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also
includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the
application.
Table 6-9. System Module Interrupt Vector Registers
INTERRUPT VECTOR REGISTER
SYSRSTIV, System Reset
ADDRESS
019Eh
SYSSNIV, System NMI
019Ch
SYSUNIV, User NMI
019Ah
INTERRUPT EVENT
No interrupt pending
Brownout (BOR)
RST/NMI (POR)
PMMSWBOR (BOR)
Wakeup from LPMx.5
Security violation (BOR)
SVSL (POR)
SVSH (POR)
SVML_OVP (POR)
SVMH_OVP (POR)
PMMSWPOR (POR)
WDT time-out (PUC)
WDT password violation (PUC)
KEYV flash password violation (PUC)
Reserved
Peripheral area fetch (PUC)
PMM password violation (PUC)
Reserved
No interrupt pending
SVMLIFG
SVMHIFG
SVSMLDLYIFG
SVSMHDLYIFG
VMAIFG
JMBINIFG
JMBOUTIFG
SVMLVLRIFG
SVMHVLRIFG
Reserved
No interrupt pending
NMIFG
OFIFG
ACCVIFG
Reserved
Reserved
VALUE
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h
16h
18h
1Ah
1Ch
1Eh
20h
22h to 3Eh
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h to 1Eh
00h
02h
04h
06h
08h
0Ah to 1Eh
PRIORITY
Highest
Lowest
Highest
Lowest
Highest
Lowest
56
Detailed Description
Copyright © 2009–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5510 MSP430F5509 MSP430F5508 MSP430F5507 MSP430F5506 MSP430F5505
MSP430F5504 MSP430F5503 MSP430F5502 MSP430F5501 MSP430F5500