AFE7222 Datasheet, PDF (44/106 Pages) Texas Instruments – Analog Front End Wideband Mixed-Signal Transceiver

AFE7222
AFE7225
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
www.ti.com
5.3 CHIP CONTROL REGISTERS
Register Name – CONFIG107 – Address 0x000, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
SOFTWARE_RESET
SOFTWARE_RESET:-Register bit to reset the device. Once set, the bit generates a reset pulse, which
resets all the register bits including itself.
Register Name – CONFIG108 – Address 0x207, Default = 0x00
<7>
<6>
<5>
<4>
REG_PDNFRM_REG REG_PDN_FAST REG_PDN_GBL REG_PDNQ
<3>
REG_PDNI
<2>
REG_PDN_RX
<1>
<0>
REG_PDN_TX
REG_PDN_FRM_REG : Specifies whether the PDN control is through PIN or register bit. When cleared,
PDN pin is used as the master control.
For all the below power down modes to work, either set REG_PDN_FRM_REG or pull PDN pin to ‘High’.
REG_PDN_FAST : When REG_PDN_FRM_REG is low, this bit configures the PDN pin for fast
powerdown control. When REG_PDN_FRM_REG is high, this bit directly controls the fast powerdown
mode. When set, it power downs both transmitter and receiver but keeps certain blocks like reference
circuitry active. Also the Rx output clock is still active. This mode can be used where fast wake up times
are required.
REG_PDN_GBL : When REG_PDN_FRM_REG is low, this bit configures the PDN pin for global
powerdown control. When REG_PDN_FRM_REG is high, this bit directly controls the global powerdown
mode. When set, it powers down almost all circuitry inside the chip. Thus this mode can be used when
lowest power is desired. The wakeup times in this mode are much higher than in the fast powerdown
mode.
REG_PDNQ : Power downs Q channel of both transmitter and reciever.
REG_PDNI : Power down I channel of both transmitter and reciever.
REG_PDN_RX : Power downs reciever i.e both the ADC’s. Clock path is still active.
REG_PDN_TX : Power downs transmitter i.e both the DAC’s.
REG_PDN_FRM_REG has a similar role to play for the above modes (REG_PDNQ, REG_PDNI,
REG_PDN_RX, REG_PDN_TX). When REG_PDN_FRM_REG is low, it configures the PDN pin to the
function of the bit that is set. When REG_PDN_FRM_REG is high, the set bit directly controls the
described powerdown mode.
At 20 MHz Fs, the typical power consumption in different modes are as follows:
CONDITION
Normal
Global Power down (REG_PDN_GBL = 1)
Fast power down (REG_PDN_FAST = 1)
Rx_power down (REG_PDN_RX = 1)
Tx power down (REG_PDN_TX = 1)
Both Rx and Tx (REG_PDN_TX = 1, REG_PDN_RX = 1)
CURRENT ON 1.8 V SUPPLY
(mA)
63
2.4
25
27
62
25
CURRENT ON 3 V SUPPLY
(mA)
58
3
13
58
13
13
Register Name – CONFIG109 – Address 0x208, Default = 0x00
<7>
<6>
<5>
<4>
REG_PDNI_TX REG_PDNQ_TX REG_PDNI_RX
REG_PDNQ_RX
<3>
MODE_LP_CMOS
<2>
REG_SINGLE
<1> <0>
44
REGISTER DESCRIPTIONS
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AFE7222 AFE7225