TLK1501_12 Datasheet, PDF (4/32 Pages) Texas Instruments – 0.6 TO 1.5 GBPS TRANSCEIVER

TLK1501
0.6 TO 1.5 GBPS TRANSCEIVER
SLLS428F − JUNE 2000 − REVISED JANUARY 2004
block diagram
LOOPEN
PRBSEN
TX_EN
TX_ER
PRBS
Generator
10
PRBSEN
2:1
MUX
10
Parallel to
Serial
TD(0−15)
8
10
MUX
8
10
10
Bit
Clock
DOUTTXP
DOUTTXN
BIAS
RREF
GTX_CLK
TESTEN
ENABLE
Controls:
PLL,Bias,Rx,
Tx
Multiplying
Clock
Synthesizer
Bit
Clock
PRBSEN
RX_ER
PRBS_PASS
2:1
MUX
Interpolator and
Clock Recovery
2:1
MUX
RX_CLK
RX_DV/LOS
RD(0−15)
PRBSEN
Comma
Detect
8 _{and 8B/10B} 10
Decoding
Comma
8
Detect
10
and 8B/10B
Decoding
PRBS
Verification
Recovered
Clock
1:2
MUX
10
Serial to
Parallel
2:1 ^Data
MUX
Signal Detect
(LOS)
Figure 1. TLK1501 Block Diagram
DINRXP
DINRXN
4
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265