OMAPL138B-EP Datasheet, PDF (268/282 Pages) Texas Instruments – OMAPL138B C6-Integra DSP+ARM Processor

OMAPL138B-EP
SPRS815B – DECEMBER 2011 – REVISED MARCH 2012
www.ti.com
Category
Analysis
Table 5-145. DSP Debug Features (continued)
Hardware Feature
Watch point
Watch point with Data
Counters/timers
External Event Trigger In
External Event Trigger Out
Availability
Up to 4 watch points, which are shared with HWBPs, and can also be used as 2 watch
points with data (32 bits)
Up to 2, Which can also be used as 4 watch points.
1x64-bits (cycle only) + 2x32-bits (water mark counters)
1
1
ARM:
• Basic Debug
– Execution Control
– System Visibility
• Advanced Debug
– Global Start
– Global Stop
• Advanced System Control
– Subsystem reset via debug
– Peripheral notification of debug events
– Cache-coherent debug accesses
• Program Trace
– Program flow corruption
– Code coverage
– Path coverage
– Thread/interrupt synchronization problems
• Data Trace
– Memory corruption
• Timing Trace
– Profiling
• Analysis Actions
– Stop program execution
– Control trace streams
– Generate debug interrupt
– Benchmarking with counters
– External trigger generation
– Debug state machine state transition
– Combinational and Sequential event generation
• Analysis Events
– Program event detection
– Data event detection
– External trigger Detection
– System event detection (i.e. cache miss)
– Debug state machine state detection
• Analysis Configuration
– Application access
– Debugger access
268 Peripheral Information and Electrical Specifications
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): OMAPL138B-EP