DS90UA102-Q1_14 Datasheet, PDF (21/47 Pages) Texas Instruments – Multi-Channel Digital Audio Link

www.ti.com
Addr
(Hex)
Name
Bits
Field
R/W
7:1 Slave Alias ID5
RW
0x15
Slave Alias[5]
0 RSVD
7:1 Slave Alias ID6
RW
0x16
Slave Alias[6]
0 RSVD
7:1 Slave Alias ID7
RW
0x17
Slave Alias[7]
0 RSVD
0x18
Parity Errors
Threshold
7:0
Parity Error
Threshold Byte 0
RW
0x19
Parity Errors
Threshold
7:0
Parity Error
Threshold Byte 1
RW
0x1A
Parity Errors
7:0 Parity Error Byte 0 RW
0x1B
Parity Errors
7:0 Parity Error Byte 1 RW
7:4 Rev-ID
R
3 RSVD
2 Parity Error
R
0x1C General Status
1 Signal Detect
R
0 Lock
R
DS90UA102-Q1
SNLS442A – JULY 2013 – REVISED SEPTEMBER 2013
Default (Hex)
0x00
0x00
0x00
0x00
0x01
0x00
0x00
Description
This field stores a 7-bit I²C address. Once set,
it configures the Deserializer to accept any
transaction designated for the I²C address
stored in this field. The transaction will then be
remapped to the I²C address specified in the
Slave ID5 register.
A value of 0 in this field disables I²C access to
remote slave 5. Refer to I²C Pass-Through and
Multiple Device Addressing.
Reserved.
This field stores a 7-bit I²C address. Once set,
it configures the Deserializer to accept any
transaction designated for the I²C address
stored in this field. The transaction will then be
remapped to the I²C address specified in the
Slave ID6 register.
A value of 0 in this field disables I²C access to
remote slave 6. Refer to I²C Pass-Through and
Multiple Device Addressing.
Reserved.
This field stores a 7-bit I²C address. Once set,
it configures the Deserializer to accept any
transaction designated for the I²C address
stored in this field. The transaction will then be
remapped to the I²C address specified in the
Slave ID7 register.
A value of 0 in this field disables I²C access to
remote slave 7. Refer to I²C Pass-Through and
Multiple Device Addressing.
Reserved.
Parity errors threshold on the forward channel
during normal information. This sets the
maximum number of parity errors that can be
counted using register 0x1A.
Least significant Byte.
Parity errors threshold on the forward channel
during normal operation. This sets the
maximum number of parity errors that can be
counted using register 0x1B.
Most significant Byte.
Number of parity errors in the forward channel
during normal operation.
Least significant Byte.
Number of parity errors in the forward channel
during normal operation.
Most significant Byte.
Revision ID.
0x0000: Production.
Reserved.
Parity error detector.
1: At least one parity error detected.
0: No parity errors.
1: Serial input detected.
0: Serial input not detected.
Deserializer's LOCK status.
1: Deserializer LOCKED to recovered clock.
0: Deserializer not LOCKED.
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: DS90UA102-Q1
Submit Documentation Feedback
21