MSP430F533_15 Datasheet, PDF (16/112 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430F5338, MSP430F5336, MSP430F5335, MSP430F5333
SLAS721D – AUGUST 2010 – REVISED DECEMBER 2015
www.ti.com
Recommended Operating Conditions (continued)
MIN NOM MAX UNIT
PMMCOREVx = 0,
1.8 V ≤ V_CC ≤ 3.6 V
(default condition)
0
8.0
f_SYSTEM
Processor frequency (maximum MCLK frequency)⁽⁴⁾⁽⁵⁾
(see Figure 5-1)
PMMCOREVx = 1,
2 V ≤ V_CC ≤ 3.6 V
PMMCOREVx = 2,
2.2 V ≤ V_CC ≤ 3.6 V
PMMCOREVx = 3,
2.4 V ≤ V_CC ≤ 3.6 V
0
12.0
MHz
0
16.0
0
20.0
(4) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the
specified maximum frequency.
(5) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
25
20
3
16
2
2, 3
12
1
1, 2
1, 2, 3
8
0
0, 1 0, 1, 2
0, 1, 2, 3
0
1.8
2.0
2.2
2.4
3.6
Supply Voltage - V
The numbers within the fields denote the supported PMMCOREVx settings.
Figure 5-1. Frequency vs Supply Voltage
16
Specifications
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5338 MSP430F5336 MSP430F5335 MSP430F5333